Datasheet Texas Instruments CD4077B — Ficha de datos

Fabricante	Texas Instruments
Serie	CD4077B

Puerta CMOS Quad Exclusive-NOR

Hojas de datos

PDF, 1.6 Mb, Revisión: E, Archivo publicado: agosto 21, 2003

Extracto del documento

	CD4077BE	CD4077BEE4	CD4077BM	CD4077BM96	CD4077BM96E4	CD4077BM96G4	CD4077BME4	CD4077BMT	CD4077BNSR	CD4077BNSRG4	CD4077BPW
Estado del ciclo de vida	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)	Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricante	No	No	No	No	No	No	No	No	No	No	No

	CD4077BE	CD4077BEE4	CD4077BM	CD4077BM96	CD4077BM96E4	CD4077BM96G4	CD4077BME4	CD4077BMT	CD4077BNSR	CD4077BNSRG4	CD4077BPW
N	1	2	3	4	5	6	7	8	9	10	11
Pin	14	14	14	14	14	14	14	14	14	14	14
Package Type	N	N	D	D	D	D	D	D	NS	NS	PW
Industry STD Term	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SOP	SOP	TSSOP
JEDEC Code	R-PDIP-T	R-PDIP-T	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G	R-PDSO-G
Package QTY	25	25	50	2500	2500	2500	50	250	2000	2000	90
Carrier	TUBE	TUBE	TUBE	LARGE T&R	LARGE T&R	LARGE T&R	TUBE	SMALL T&R	LARGE T&R	LARGE T&R	TUBE
Device Marking	CD4077BE	CD4077BE	CD4077BM	CD4077BM	CD4077BM	CD4077BM	CD4077BM	CD4077BM	CD4077B	CD4077B	CM077B
Width (mm)	6.35	6.35	3.91	3.91	3.91	3.91	3.91	3.91	5.3	5.3	4.4
Length (mm)	19.3	19.3	8.65	8.65	8.65	8.65	8.65	8.65	10.3	10.3	5
Thickness (mm)	3.9	3.9	1.58	1.58	1.58	1.58	1.58	1.58	1.95	1.95	1
Pitch (mm)	2.54	2.54	1.27	1.27	1.27	1.27	1.27	1.27	1.27	1.27	0.65
Max Height (mm)	5.08	5.08	1.75	1.75	1.75	1.75	1.75	1.75	2	2	1.2
Mechanical Data	Descargar	Descargar	Descargar	Descargar	Descargar	Descargar	Descargar	Descargar	Descargar	Descargar	Descargar

Parameters / Models	CD4077BE	CD4077BEE4	CD4077BM	CD4077BM96	CD4077BM96E4	CD4077BM96G4	CD4077BME4	CD4077BMT	CD4077BNSR	CD4077BNSRG4	CD4077BPW
Bits	4	4	4	4	4	4	4	4	4	4	4
F @ Nom Voltage(Max), Mhz	9	9	9	9	9	9	9	9	9	9	9
ICC @ Nom Voltage(Max), mA	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015	0.015
Operating Temperature Range, C	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125	-55 to 125
Output Drive, mA	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8	-6.8/6.8
Package Group	PDIP	PDIP	SOIC	SOIC	SOIC	SOIC	SOIC	SOIC	SO	SO	TSSOP
Package Size: mm2:W x L, PKG	See datasheet (PDIP)	See datasheet (PDIP)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SOIC: 52 mm2: 6 x 8.65(SOIC)	14SO: 80 mm2: 7.8 x 10.2(SO)	14SO: 80 mm2: 7.8 x 10.2(SO)	14TSSOP: 32 mm2: 6.4 x 5(TSSOP)
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No
Technology Family	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000	CD4000
VCC(Max), V	18	18	18	18	18	18	18	18	18	18	18
VCC(Min), V	3	3	3	3	3	3	3	3	3	3	3
Voltage(Nom), V	10	10	10	10	10	10	10	10	10	10	10
tpd @ Nom Voltage(Max), ns	130	130	130	130	130	130	130	130	130	130	130

	CD4077BE	CD4077BEE4	CD4077BM	CD4077BM96	CD4077BM96E4	CD4077BM96G4	CD4077BME4	CD4077BMT	CD4077BNSR	CD4077BNSRG4	CD4077BPW
RoHS	Obediente	Obediente	Obediente	Obediente	Obediente	Obediente	Obediente	Obediente	Obediente	Obediente	Obediente
Pb gratis	Sí	Sí

Descargar
Understanding Buffered and Unbuffered CD4xxxB Series Device Characteristics
PDF, 188 Kb, Archivo publicado: dic 3, 2001
Both buffered and unbuffered CMOS B-series gates inverters and high-current IC products are available from TI. Each product classification has application advantages in appropriate logic-system designs. Many CMOS suppliers have concentrated on promoting buffered B-series products with applications literature focusing on the attributes and use of the buffered types. This practice has left an imb
Descargar
Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
PDF, 337 Kb, Archivo publicado: jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
Descargar
Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
PDF, 614 Kb, Revisión: C, Archivo publicado: dic 2, 2015
Descargar
Introduction to Logic
PDF, 93 Kb, Archivo publicado: abr 30, 2015

Serie: CD4077B (11)