Datasheet LT3023 (Analog Devices) - 8
| Fabricante | Analog Devices |
| Descripción | Dual 100mA, Low Dropout, Low Noise, Micropower Regulator |
| Páginas / Página | 16 / 8 — PIN FUNCTIONS. GND (Pin 3):. SHDN1. SHDN2 (Pins 7/9):. ADJ1/ADJ2 (Pins … |
| Formato / tamaño de archivo | PDF / 281 Kb |
| Idioma del documento | Inglés |
PIN FUNCTIONS. GND (Pin 3):. SHDN1. SHDN2 (Pins 7/9):. ADJ1/ADJ2 (Pins 4/2):. BYP1/BYP2 (Pins 5/1):. IN (Pin 8):
Línea de modelo para esta hoja de datos
Versión de texto del documento
LT3023
PIN FUNCTIONS GND (Pin 3):
Ground.
SHDN1
/
SHDN2 (Pins 7/9):
Shutdown. The SHDN1/SHDN2 pins are used to put the corresponding channel of the
ADJ1/ADJ2 (Pins 4/2):
Adjust Pin. These are the inputs to LT3023 regulator into a low power shutdown state. The the error amplifi ers. These pins are internally clamped to output will be off when the pin is pulled low. The SHDN1/ ± 7V. They have a bias current of 30nA which fl ows into the SHDN2 pins can be driven either by 5V logic or open-col- pin (see curve of ADJ1/ADJ2 Pin Bias Current vs Tempera- lector logic with pull-up resistors. The pull-up resistors ture in the Typical Performance Characteristics section). are required to supply the pull-up current of the open- The ADJ1 and ADJ2 pin voltage is 1.22V referenced to collector gates, normally several microamperes, and the ground and the output voltage range is 1.22V to 20V. SHDN1/SHDN2 pin current, typically 1μA. If unused, the
BYP1/BYP2 (Pins 5/1):
Bypass. The BYP1/BYP2 pins are pin must be connected to VIN. The device will not function used to bypass the reference of the LT3023 regulator to if the SHDN1/SHDN2 pins are not connected. achieve low noise performance from the regulator. The
IN (Pin 8):
Input. Power is supplied to the device through BYP1/BYP2 pins are clamped internally to ±0.6V (one VBE) the IN pin. A bypass capacitor is required on this pin if from ground. A small capacitor from the corresponding the device is more than six inches away from the main output to this pin will bypass the reference to lower the input fi lter capacitor. In general, the output impedance of output voltage noise. A maximum value of 0.01μF can a battery rises with frequency, so it is advisable to include be used for reducing output voltage noise to a typical a bypass capacitor in battery-powered circuits. A bypass 20μVRMS over a 10Hz to 100kHz bandwidth. If not used, capacitor in the range of 1μF to 10μF is suffi cient. The this pin must be left unconnected. LT3023 regulator is designed to withstand reverse volt-
OUT1/OUT2 (Pins 6/10):
Output. The outputs supply power ages on the IN pin with respect to ground and the OUT to the loads. A minimum output capacitor of 1μF is required pin. In the case of a reverse input, which can happen if to prevent oscillations. Larger output capacitors will be a battery is plugged in backwards, the device will act as required for applications with large transient loads to limit if there is a diode in series with its input. There will be peak voltage transients. See the Applications Information no reverse current fl ow into the regulator and no reverse section for more information on output capacitance and voltage will appear at the load. The device will protect both reverse output characteristics. itself and the load.
Exposed Pad (Pin 11):
Ground. This pin must be soldered to the PCB and electrically connected to ground. 3023fa 8
PIN FUNCTIONS GND (Pin 3):
Ground.
SHDN1
/
SHDN2 (Pins 7/9):
Shutdown. The SHDN1/SHDN2 pins are used to put the corresponding channel of the
ADJ1/ADJ2 (Pins 4/2):
Adjust Pin. These are the inputs to LT3023 regulator into a low power shutdown state. The the error amplifi ers. These pins are internally clamped to output will be off when the pin is pulled low. The SHDN1/ ± 7V. They have a bias current of 30nA which fl ows into the SHDN2 pins can be driven either by 5V logic or open-col- pin (see curve of ADJ1/ADJ2 Pin Bias Current vs Tempera- lector logic with pull-up resistors. The pull-up resistors ture in the Typical Performance Characteristics section). are required to supply the pull-up current of the open- The ADJ1 and ADJ2 pin voltage is 1.22V referenced to collector gates, normally several microamperes, and the ground and the output voltage range is 1.22V to 20V. SHDN1/SHDN2 pin current, typically 1μA. If unused, the
BYP1/BYP2 (Pins 5/1):
Bypass. The BYP1/BYP2 pins are pin must be connected to VIN. The device will not function used to bypass the reference of the LT3023 regulator to if the SHDN1/SHDN2 pins are not connected. achieve low noise performance from the regulator. The
IN (Pin 8):
Input. Power is supplied to the device through BYP1/BYP2 pins are clamped internally to ±0.6V (one VBE) the IN pin. A bypass capacitor is required on this pin if from ground. A small capacitor from the corresponding the device is more than six inches away from the main output to this pin will bypass the reference to lower the input fi lter capacitor. In general, the output impedance of output voltage noise. A maximum value of 0.01μF can a battery rises with frequency, so it is advisable to include be used for reducing output voltage noise to a typical a bypass capacitor in battery-powered circuits. A bypass 20μVRMS over a 10Hz to 100kHz bandwidth. If not used, capacitor in the range of 1μF to 10μF is suffi cient. The this pin must be left unconnected. LT3023 regulator is designed to withstand reverse volt-
OUT1/OUT2 (Pins 6/10):
Output. The outputs supply power ages on the IN pin with respect to ground and the OUT to the loads. A minimum output capacitor of 1μF is required pin. In the case of a reverse input, which can happen if to prevent oscillations. Larger output capacitors will be a battery is plugged in backwards, the device will act as required for applications with large transient loads to limit if there is a diode in series with its input. There will be peak voltage transients. See the Applications Information no reverse current fl ow into the regulator and no reverse section for more information on output capacitance and voltage will appear at the load. The device will protect both reverse output characteristics. itself and the load.
Exposed Pad (Pin 11):
Ground. This pin must be soldered to the PCB and electrically connected to ground. 3023fa 8