Datasheet ATmega164A - Summary (Microchip) - 2
| Fabricante | Microchip |
| Descripción | 8-bit AVR Microcontrollers ATmega164A |
| Páginas / Página | 22 / 2 — Note: . Related Links |
| Revisión | 12-10-2016 |
| Formato / tamaño de archivo | PDF / 519 Kb |
| Idioma del documento | Inglés |
Note: . Related Links

Línea de modelo para esta hoja de datos
Versión de texto del documento
• JTAG (IEEE std. 1149.1 Compliant) Interface – Boundary-scan Capabilities According to the JTAG Standard – Extensive On-chip Debug Support – Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface • Peripheral Features – Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode – One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode – Real Time Counter with Separate Oscillator – Six PWM Channels – 8-channel 10-bit ADC • Differential Mode with Selectable Gain at 1×, 10× or 200× – One Byte-oriented 2-wire Serial Interface (Philips I2C compatible) – Two Programmable Serial USART – One Master/Slave SPI Serial Interface – Programmable Watchdog Timer with Separate On-chip Oscillator – On-chip Analog Comparator – Interrupt and Wake-up on Pin Change • Special Microcontroller Features – Power-on Reset and Programmable Brown-out Detection – Internal Calibrated RC Oscillator – External and Internal Interrupt Sources – Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby • I/O and Packages – 32 Programmable I/O Lines – 40-pin PDIP – 44-lead TQFP – 44-pad VQFN/QFN – 44-pad DRQFN – 49-ball VFBGA • Operating Voltage: – 1.8 - 5.5V • Speed Grades – 0 - 4MHz @ 1.8V - 5.5V – 0 - 10MHz @ 2.7V - 5.5V – 0 - 20MHz @ 4.5 - 5.5V • Power Consumption at 1MHz, 1.8V, 25°C – Active Mode: 0.4mA – Power-down Mode: 0.1μA – Power-save Mode: 0.6μA (Including 32kHz RTC)
Note:
1. Refer to Data Retention
Related Links
Atmel ATmega164A [DATASHEET] 2 Atmel-42712C-ATmega164A_Datasheet_Summary-10/2016 Document Outline Introduction Feature Table of Contents 1. Description 2. Configuration Summary 3. Ordering Information 4. Block Diagram 5. Pin Configurations 5.1. Pinout 5.1.1. PDIP 5.1.2. TQFN and QFN 5.1.3. DRQFN 5.1.4. VFBGA 5.2. Pin Descriptions 5.2.1. VCC 5.2.2. GND 5.2.3. Port A (PA[7:0]) 5.2.4. Port B (PB[7:0]) 5.2.5. Port C (PC[7:0]) 5.2.6. Port D (PD[7:0]) 5.2.7. RESET 5.2.8. XTAL1 5.2.9. XTAL2 5.2.10. AVCC 5.2.11. AREF 6. I/O Multiplexing 7. General Information 7.1. Resources 7.2. Data Retention 7.3. About Code Examples 7.4. Capacitive Touch Sensing 7.4.1. QTouch Library 8. Packaging Information 8.1. 40-pin PDIP 8.2. 44-pin TQFP 8.3. 44-pin VQFN 8.4. 44-pin QFN 8.5. 49-pin VFBGA