Datasheet ADRF5545A (Analog Devices) - 5
| Fabricante | Analog Devices |
| Descripción | Dual-Channel, 2.4 GHz to 4.2 GHz Receiver Front End |
| Páginas / Página | 20 / 5 — Data Sheet. ADRF5545A. ABSOLUTE MAXIMUM RATINGS. THERMAL RESISTANCE. … |
| Revisión | B |
| Formato / tamaño de archivo | PDF / 441 Kb |
| Idioma del documento | Inglés |
Data Sheet. ADRF5545A. ABSOLUTE MAXIMUM RATINGS. THERMAL RESISTANCE. Table 3. Parameter. Rating. Table 4. Thermal Resistance
Línea de modelo para esta hoja de datos
Versión de texto del documento
Data Sheet ADRF5545A ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE Table 3. Parameter Rating
Thermal performance is directly linked to printed circuit board Positive Supply Voltage (PCB) design and operation environment. Careful attention to VDD1-CHA, VDD1-CHB, VDD2-CHA, 7 V PCB thermal design is required. VDD2-CHB θJC is the junction to case bottom (channel to package bottom) SWVDD-CHAB 5.4 V thermal resistance. Digital Control Input Voltage SWCTRL-CHAB −0.3 V to V 1
Table 4. Thermal Resistance
DD + 0.3 V BP-CHA, BP-CHB, PD-CHAB −0.3 V to V 1
Package Type θ
DD + 0.3 V
JC Unit
RF Input Power CP-40-15 Transmit Input Power (LTE Peak) 53 dBm High Gain and Low Gain Mode 30 °C/W Receive Input Power (LTE Peak) 25 dBm Power-Down Mode 8.7 °C/W Temperature Storage −65°C to +150°C Reflow 260°C
ESD CAUTION
Electrostatic Discharge (ESD) Sensitivity Human Body Model (HBM) 500 V, Class 1B Charge Device Model (CDM) 1.25 kV 1 V DD is the voltage of the SWVDD-CHAB, VDD1-CHA, VDD1-CHB, VDD2-CHA, and VDD2-CHB pins. Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Rev. B | Page 5 of 20 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL SPECIFICATIONS 2.6 GHZ TUNED OPERATION ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS INTERFACE SCHEMATICS TYPICAL PERFORMANCE CHARACTERISTICS RECEIVE OPERATION, HIGH GAIN MODE RECEIVE OPERATION, LOW GAIN MODE TRANSMIT OPERATION RECEIVE OPERATION, HIGH GAIN MODE WITH 2.6 GHZ TUNING RECEIVE OPERATION, LOW GAIN MODE WITH 2.6 GHz TUNING TRANSMIT OPERATION AT WITH 2.6 GHz TUNING THEORY OF OPERATION SIGNAL PATH SELECT Transmit Operation Receive Operation BIASING SEQUENCE APPLICATIONS INFORMATION 2.6 GHZ OPERATION OUTLINE DIMENSIONS ORDERING GUIDE
Thermal performance is directly linked to printed circuit board Positive Supply Voltage (PCB) design and operation environment. Careful attention to VDD1-CHA, VDD1-CHB, VDD2-CHA, 7 V PCB thermal design is required. VDD2-CHB θJC is the junction to case bottom (channel to package bottom) SWVDD-CHAB 5.4 V thermal resistance. Digital Control Input Voltage SWCTRL-CHAB −0.3 V to V 1
Table 4. Thermal Resistance
DD + 0.3 V BP-CHA, BP-CHB, PD-CHAB −0.3 V to V 1
Package Type θ
DD + 0.3 V
JC Unit
RF Input Power CP-40-15 Transmit Input Power (LTE Peak) 53 dBm High Gain and Low Gain Mode 30 °C/W Receive Input Power (LTE Peak) 25 dBm Power-Down Mode 8.7 °C/W Temperature Storage −65°C to +150°C Reflow 260°C
ESD CAUTION
Electrostatic Discharge (ESD) Sensitivity Human Body Model (HBM) 500 V, Class 1B Charge Device Model (CDM) 1.25 kV 1 V DD is the voltage of the SWVDD-CHAB, VDD1-CHA, VDD1-CHB, VDD2-CHA, and VDD2-CHB pins. Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Rev. B | Page 5 of 20 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ELECTRICAL SPECIFICATIONS 2.6 GHZ TUNED OPERATION ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS INTERFACE SCHEMATICS TYPICAL PERFORMANCE CHARACTERISTICS RECEIVE OPERATION, HIGH GAIN MODE RECEIVE OPERATION, LOW GAIN MODE TRANSMIT OPERATION RECEIVE OPERATION, HIGH GAIN MODE WITH 2.6 GHZ TUNING RECEIVE OPERATION, LOW GAIN MODE WITH 2.6 GHz TUNING TRANSMIT OPERATION AT WITH 2.6 GHz TUNING THEORY OF OPERATION SIGNAL PATH SELECT Transmit Operation Receive Operation BIASING SEQUENCE APPLICATIONS INFORMATION 2.6 GHZ OPERATION OUTLINE DIMENSIONS ORDERING GUIDE