Datasheet IP101G (IC Plus) - 3

link to page 59 link to page 59 link to page 59 link to page 59 link to page 59 link to page 59 link to page 60 link to page 60 link to page 60 link to page 61 link to page 61 link to page 61 link to page 62 link to page 62 link to page 62 link to page 62 link to page 62 link to page 62 link to page 63 link to page 63 link to page 63 link to page 63 link to page 63 link to page 63 link to page 64 link to page 64 link to page 64 link to page 64 link to page 64 link to page 64 link to page 65 link to page 65 link to page 65 IP101G Data Sheet 7.4 AC Timing... 59 7.4.1 Reset, Pin Latched-in, Clock and Power Source.. 59 7.4.2 MII Timing ... 60 7.4.3 RMII Timing... 61 7.4.4 SMI Timing .. 62 7.4.5 MDI to MII latency delay time ... 62 7.5 Thermal Data ... 63 8 Order Information ... 63 9 Physical Dimensions .. 64 9.1 48-PIN LQFP.. 64 9.2 32-PIN QFN ... 65 3/66 May 20, 2014 Copyright © 2011, IC Plus Corp. IP101G-DS-R01 Document Outline Features comparison between IP101G and IP101A/IP101AH 1 Pin diagram 2 Dice pad information 3 Pin description 3.1 IP101GA pin description 3.2 IP101GR/GRI pin description 4 Register Descriptions 4.1 Register Page mode Control Register 4.2 MII Registers 4.3 MMD Control Register 4.4 MMD Data Register 4.5 RX Counter Register 4.6 LED Pin Control Register 4.7 WOL+ Control Register 4.8 UTP PHY Specific Control Register 4.9 Digital IO Pin Control Register 5 Function Description 5.1 Major Functional Block Description 5.1.1 Transmission Description 5.1.2 MII and Management Control Interface 5.1.3 RMII Interface 5.1.4 Flexible Clock Source 5.1.5 Auto-Negotiation and Related Information 5.1.6 Auto-MDIX function 5.2 PHY Address Configuration 5.3 Power Management Tool 5.3.1 Auto Power Saving Mode 5.3.2 IEEE802.3az EEE (Energy Efficient Ethernet) 5.3.3 Force power down 5.3.4 WOL+ operation mode 5.4 LED Mode Configuration 5.5 LED Blink Timing 5.6 Repeater Mode 5.7 Interrupt 5.8 Miscellaneous 5.9 Serial Management Interface 5.10 Fiber Mode Setting 5.11 Jumbo Frame 6 Layout Guideline 6.1 General Layout Guideline 6.2 Twisted Pair recommendation 7 Electrical Characteristics 7.1 Absolute Maximum Rating 7.2 DC Characteristics 7.3 Crystal Specifications 7.4 AC Timing 7.4.1 Reset, Pin Latched-in, Clock and Power Source 7.4.2 MII Timing 7.4.3 RMII Timing 7.4.4 SMI Timing 7.4.5 MDI to MII latency delay time 7.5 Thermal Data 8 Order Information 9 Physical Dimensions 9.1 48-PIN LQFP 9.2 32-PIN QFN