Datasheet Texas Instruments LMK04821NKDR — Ficha de datos

Product
Folder Sample &
Buy Support &
Community Tools &
Software Technical
Documents LMK04821, LMK04826, LMK04828
SNAS605AR – MARCH 2013 – REVISED DECEMBER 2015 LMK0482x Ultra Low-Noise JESD204B Compliant
Clock Jitter Cleaner with Dual Loop PLLs
1 Features 2 Applications 1 JEDEC JESD204B Support
Ultra-Low RMS Jitter
– 88 fs RMS Jitter (12 kHz to 20 MHz)
– 91 fs RMS Jitter (100 Hz to 20 MHz)
– –162.5 dBc/Hz Noise Floor at 245.76 MHz
Up to 14 Differential Device Clocks from PLL2
– Up to 7 SYSREF Clocks
– Maximum Clock Output Frequency 3.1 GHz
– LVPECL, LVDS, HSDS, LCPECL
Programmable Outputs from PLL2
Up to 1 Buffered VCXO/Crystal Output from PLL1
– LVPECL, LVDS, 2xLVCMOS Programmable
Dual Loop PLLatinumв„ў PLL Architecture
PLL1
– Up to 3 Redundant Input Clocks …