Datasheet Texas Instruments SM320C6678ACYPW — Ficha de datos

Fabricante	Texas Instruments
Serie	SM320C6678-HIREL
Numero de parte	SM320C6678ACYPW

Hojas de datos

Notas de aplicación

• Descargar
  SerDes Implementation Guidelines for KeyStone I Devices
  PDF, 590 Kb, Archivo publicado: oct 31, 2012
  The goal of KeyStone I SerDes collateral material is to make system implementation easier for the customer by providing the system solution. For these SerDes-based interfaces, it is not assumed that the system designer is familiar with the industry specifications, SerDes technology, or RF/microwave PCB design. However, it is still expected that the PCB design work will be supervised by a knowledge
• Descargar
  Hardware Design Guide for KeyStone Devices (Rev. C)
  PDF, 1.7 Mb, Revisión: C, Archivo publicado: sept 15, 2013
• Descargar
  KeyStone I DDR3 Initialization (Rev. E)
  PDF, 114 Kb, Revisión: E, Archivo publicado: oct 28, 2016
  The initialization of the DDR3 DRAM controller on KeyStone I DSPs is straightforward as long as the proper steps are followed. However, if some steps are omitted or if some sequence-sensitive steps are implemented in the wrong order, DDR3 operation will be unpredictable.All DDR3 initialization routines must contain the basic register writes to configure the memory controller within the DSP
• Descargar
  TMS320C66x DSP Generation of Devices (Rev. A)
  PDF, 245 Kb, Revisión: A, Archivo publicado: abr 25, 2011
• Descargar
  PCIe Use Cases for KeyStone Devices
  PDF, 320 Kb, Archivo publicado: dic 13, 2011
• Descargar
  Optimizing Loops on the C66x DSP
  PDF, 585 Kb, Archivo publicado: nov 9, 2010
• Descargar
  The C6000 Embedded Application Binary Interface Migration Guide (Rev. A)
  PDF, 20 Kb, Revisión: A, Archivo publicado: nov 10, 2010
  The C6000 compiler tools support a new ELF-based ABI named EABI. Prior to this time, the compiler only supported a single ABI, which is now named COFF ABI. The following compelling best-in-class features are available under the C6000 EABI:GeneralZero-init globals: “int gvar;” gets set to 0 before main runs.Dynamic linking: Add code to a running system.Native ROM
• Descargar
  Clocking Design Guide for KeyStone Devices
  PDF, 1.5 Mb, Archivo publicado: nov 9, 2010
• Descargar
  DDR3 Design Requirements for KeyStone Devices (Rev. B)
  PDF, 582 Kb, Revisión: B, Archivo publicado: jun 5, 2014
• Descargar
  Multicore Programming Guide (Rev. B)
  PDF, 1.8 Mb, Revisión: B, Archivo publicado: agosto 29, 2012
  As application complexity continues to grow, we have reached a limit on increasing performance by merely scaling clock speed. To meet the ever-increasing processing demand, modern System-On-Chip solutions contain multiple processing cores. The dilemma is how to map applications to multicore devices. In this paper, we present a programming methodology for converting applications to run on multicore

Linea modelo

Clasificación del fabricante

• Semiconductors > Space & High Reliability > Processor > Digital Signal Processor > C6000 DSPs