Datasheet Texas Instruments 74AC11074 — Ficha de datos
Fabricante | Texas Instruments |
Serie | 74AC11074 |
Chanclas duales de tipo D activadas por borde positivo con claro y preestablecido
Hojas de datos
Dual D-Type Positive-Edge-Triggered Flip-Flop With Clear And Preset datasheet
PDF, 667 Kb, Revisión: A, Archivo publicado: abr 1, 1996
Extracto del documento
Precios
Estado
74AC11074D | 74AC11074DE4 | 74AC11074DR | 74AC11074DRG4 | 74AC11074N | 74AC11074PWLE | 74AC11074PWR | |
---|---|---|---|---|---|---|---|
Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) | Activo (Recomendado para nuevos diseños) | Activo (Recomendado para nuevos diseños) | Activo (Recomendado para nuevos diseños) | Activo (Recomendado para nuevos diseños) | Obsoleto (El fabricante ha interrumpido la producción del dispositivo) | Activo (Recomendado para nuevos diseños) |
Disponibilidad de muestra del fabricante | No | No | No | Sí | No | No | No |
Embalaje
74AC11074D | 74AC11074DE4 | 74AC11074DR | 74AC11074DRG4 | 74AC11074N | 74AC11074PWLE | 74AC11074PWR | |
---|---|---|---|---|---|---|---|
N | 1 | 2 | 3 | 4 | 5 | 6 | 7 |
Pin | 14 | 14 | 14 | 14 | 14 | 14 | 14 |
Package Type | D | D | D | D | N | PW | PW |
Industry STD Term | SOIC | SOIC | SOIC | SOIC | PDIP | TSSOP | TSSOP |
JEDEC Code | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDSO-G | R-PDIP-T | R-PDSO-G | R-PDSO-G |
Package QTY | 50 | 50 | 2500 | 2500 | 25 | 2000 | |
Carrier | TUBE | TUBE | LARGE T&R | LARGE T&R | TUBE | LARGE T&R | |
Device Marking | AC11074 | AC11074 | AC11074 | AC11074 | 74AC11074N | AE074 | |
Width (mm) | 3.91 | 3.91 | 3.91 | 3.91 | 6.35 | 4.4 | 4.4 |
Length (mm) | 8.65 | 8.65 | 8.65 | 8.65 | 19.3 | 5 | 5 |
Thickness (mm) | 1.58 | 1.58 | 1.58 | 1.58 | 3.9 | 1 | 1 |
Pitch (mm) | 1.27 | 1.27 | 1.27 | 1.27 | 2.54 | .65 | .65 |
Max Height (mm) | 1.75 | 1.75 | 1.75 | 1.75 | 5.08 | 1.2 | 1.2 |
Mechanical Data | Descargar | Descargar | Descargar | Descargar | Descargar | Descargar | Descargar |
Paramétricos
Parameters / Models | 74AC11074D | 74AC11074DE4 | 74AC11074DR | 74AC11074DRG4 | 74AC11074N | 74AC11074PWLE | 74AC11074PWR |
---|---|---|---|---|---|---|---|
3-State Output | No | No | No | No | No | No | No |
Approx. Price (US$) | 0.71 | 1ku | ||||||
Bits | 2 | 2 | 2 | 2 | 2 | 2 | |
Bits(#) | 2 | ||||||
F @ Nom Voltage(Max), Mhz | 100 | 100 | 100 | 100 | 100 | 100 | |
F @ Nom Voltage(Max)(Mhz) | 100 | ||||||
ICC @ Nom Voltage(Max), mA | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | 0.04 | |
ICC @ Nom Voltage(Max)(mA) | 0.04 | ||||||
Input Type | CMOS | ||||||
Operating Temperature Range, C | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | -40 to 85 | |
Operating Temperature Range(C) | -40 to 85 | ||||||
Output Drive (IOL/IOH)(Max), mA | 24/-24 | 24/-24 | 24/-24 | 24/-24 | 24/-24 | 24/-24 | |
Output Drive (IOL/IOH)(Max)(mA) | 24/-24 | ||||||
Output Type | CMOS | ||||||
Package Group | SOIC | SOIC | SOIC | SOIC | PDIP | TSSOP | TSSOP |
Package Size: mm2:W x L, PKG | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | 14SOIC: 52 mm2: 6 x 8.65(SOIC) | See datasheet (PDIP) | 14TSSOP: 32 mm2: 6.4 x 5(TSSOP) | |
Package Size: mm2:W x L (PKG) | See datasheet (PDIP) | ||||||
Rating | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog | Catalog |
Schmitt Trigger | No | No | No | No | No | No | No |
Technology Family | AC | AC | AC | AC | AC | AC | AC |
VCC(Max), V | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | 5.5 | |
VCC(Max)(V) | 5.5 | ||||||
VCC(Min), V | 3 | 3 | 3 | 3 | 3 | 3 | |
VCC(Min)(V) | 3 | ||||||
Voltage(Nom), V | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | 3.3,5 | |
Voltage(Nom)(V) | 3.3 5 | ||||||
tpd @ Nom Voltage(Max), ns | 11.4,8.2 | 11.4,8.2 | 11.4,8.2 | 11.4,8.2 | 11.4,8.2 | 11.4,8.2 | |
tpd @ Nom Voltage(Max)(ns) | 11.4 8.2 |
Plan ecológico
74AC11074D | 74AC11074DE4 | 74AC11074DR | 74AC11074DRG4 | 74AC11074N | 74AC11074PWLE | 74AC11074PWR | |
---|---|---|---|---|---|---|---|
RoHS | Obediente | Obediente | Obediente | Obediente | Obediente | Desobediente | Obediente |
Pb gratis | No | Sí |
Notas de aplicación
- Live InsertionPDF, 150 Kb, Archivo publicado: oct 1, 1996
Many applications require the ability to exchange modules in electronic systems without removing the supply voltage from the module (live insertion). For example an electronic telephone exchange must always remain operational even during module maintenance and repair. To avoid damaging components additional circuitry modifications are necessary. This document describes in detail the phenomena tha - Introduction to LogicPDF, 93 Kb, Archivo publicado: abr 30, 2015
- Implications of Slow or Floating CMOS Inputs (Rev. D)PDF, 260 Kb, Revisión: D, Archivo publicado: jun 23, 2016
- Semiconductor Packing Material Electrostatic Discharge (ESD) ProtectionPDF, 337 Kb, Archivo publicado: jul 8, 2004
Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge - Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)PDF, 614 Kb, Revisión: C, Archivo publicado: dic 2, 2015
- TI IBIS File Creation Validation and Distribution ProcessesPDF, 380 Kb, Archivo publicado: agosto 29, 2002
The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con - CMOS Power Consumption and CPD Calculation (Rev. B)PDF, 89 Kb, Revisión: B, Archivo publicado: jun 1, 1997
Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result CMOS devices are best known for low power consumption. However for minimizing the power requirements of a board or a system simply knowing that CMOS devices may use less power than equivale - Input and Output Characteristics of Digital Integrated CircuitsPDF, 1.7 Mb, Archivo publicado: oct 1, 1996
This report contains a comprehensive collection of the input and output characteristic curves of typical integrated circuits from various logic families. These curves go beyond the information given in data sheets by providing additional details regarding the characteristics of the components. This knowledge is particularly useful when for example a decision must be made as to which circuit shou - Power-Up Behavior of Clocked Devices (Rev. A)PDF, 34 Kb, Revisión: A, Archivo publicado: feb 6, 2015
- Designing With Logic (Rev. C)PDF, 186 Kb, Revisión: C, Archivo publicado: jun 1, 1997
Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w - Using High Speed CMOS and Advanced CMOS in Systems With Multiple VccPDF, 43 Kb, Archivo publicado: abr 1, 1996
Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren - Shelf-Life Evaluation of Lead-Free Component FinishesPDF, 1.3 Mb, Archivo publicado: mayo 24, 2004
The integrated circuit (IC) industry is converting to lead (Pb)-free termination finishes for leadframe-based packages. IC component users need to know the maximum length of time that components can be stored prior to being soldered. This study predicts shelf life of the primary Pb-free finishes being proposed by the industry. Components were exposed to a controlled environment, with known aging a
Linea modelo
Serie: 74AC11074 (7)
Clasificación del fabricante
- Semiconductors> Logic> Flip-Flop/Latch/Register> D-Type Flip-Flop