Datasheet Texas Instruments 74ACT11244 — Ficha de datos

Fabricante	Texas Instruments
Serie	74ACT11244

Hojas de datos

Precios

Estado

Embalaje

Paramétricos

Parameters / Models	74ACT11244DBLE	74ACT11244DBR	74ACT11244DW	74ACT11244DWG4	74ACT11244DWR	74ACT11244PW	74ACT11244PWG4	74ACT11244PWLE	74ACT11244PWR	74ACT11244PWRE4	74ACT11244PWRG4
Approx. Price (US$)	1.24 | 1ku							1.24 | 1ku
Bits		8	8	8	8	8	8		8	8	8
Bits(#)	8							8
F @ Nom Voltage(Max), Mhz		90	90	90	90	90	90		90	90	90
F @ Nom Voltage(Max)(Mhz)	90							90
ICC @ Nom Voltage(Max), mA		0.08	0.08	0.08	0.08	0.08	0.08		0.08	0.08	0.08
ICC @ Nom Voltage(Max)(mA)	0.08							0.08
Input Type	TTL							TTL
Operating Temperature Range, C		-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85	-40 to 85		-40 to 85	-40 to 85	-40 to 85
Operating Temperature Range(C)	-40 to 85							-40 to 85
Output Drive (IOL/IOH)(Max), mA		-24/24	-24/24	-24/24	-24/24	-24/24	-24/24		-24/24	-24/24	-24/24
Output Drive (IOL/IOH)(Max)(mA)	-24/24							-24/24
Output Type	CMOS							CMOS
Package Group	SSOP	SSOP	SOIC	SOIC	SOIC	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Package Size: mm2:W x L, PKG		24SSOP: 64 mm2: 7.8 x 8.2(SSOP)	24SOIC: 160 mm2: 10.3 x 15.5(SOIC)	24SOIC: 160 mm2: 10.3 x 15.5(SOIC)	24SOIC: 160 mm2: 10.3 x 15.5(SOIC)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)		24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)	24TSSOP: 50 mm2: 6.4 x 7.8(TSSOP)
Package Size: mm2:W x L (PKG)	See datasheet (PDIP)							See datasheet (PDIP)
Rating	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog	Catalog
Schmitt Trigger	No	No	No	No	No	No	No	No	No	No	No
Technology Family	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT	ACT
VCC(Max), V		5.5	5.5	5.5	5.5	5.5	5.5		5.5	5.5	5.5
VCC(Max)(V)	5.5							5.5
VCC(Min), V		4.5	4.5	4.5	4.5	4.5	4.5		4.5	4.5	4.5
VCC(Min)(V)	4.5							4.5
Voltage(Nom), V		5	5	5	5	5	5		5	5	5
Voltage(Nom)(V)	5							5
tpd @ Nom Voltage(Max), ns		9.9	9.9	9.9	9.9	9.9	9.9		9.9	9.9	9.9
tpd @ Nom Voltage(Max)(ns)	9.9							9.9

Plan ecológico

Notas de aplicación

• Descargar
  Selecting the Right Level Translation Solution (Rev. A)
  PDF, 313 Kb, Revisión: A, Archivo publicado: jun 22, 2004
  Supply voltages continue to migrate to lower nodes to support today's low-power high-performance applications. While some devices are capable of running at lower supply nodes others might not have this capability. To haveswitching compatibility between these devices the output of each driver must be compliant with the input of the receiver that it is driving. There are several level-translati
• Descargar
  Introduction to Logic
  PDF, 93 Kb, Archivo publicado: abr 30, 2015
• Descargar
  Implications of Slow or Floating CMOS Inputs (Rev. D)
  PDF, 260 Kb, Revisión: D, Archivo publicado: jun 23, 2016
• Descargar
  Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)
  PDF, 614 Kb, Revisión: C, Archivo publicado: dic 2, 2015
• Descargar
  Semiconductor Packing Material Electrostatic Discharge (ESD) Protection
  PDF, 337 Kb, Archivo publicado: jul 8, 2004
  Forty-eight-pin TSSOP components that were packaged using Texas Instruments (TI) standard packing methodology were subjected to electrical discharges between 0.5 and 20 kV as generated by an IEC ESD simulator to determine the level of ISD protection provided by the packing materials. The testing included trays tape and reel and magazines. Additional units were subjected to the same discharge
• Descargar
  TI IBIS File Creation Validation and Distribution Processes
  PDF, 380 Kb, Archivo publicado: agosto 29, 2002
  The Input/Output Buffer Information Specification (IBIS) also known as ANSI/EIA-656 has become widely accepted among electronic design automation (EDA) vendors semiconductor vendors and system designers as the format for digital electrical interface data. Because IBIS models do not reveal proprietary internal processes or architectural information semiconductor vendors? support for IBIS con
• Descargar
  CMOS Power Consumption and CPD Calculation (Rev. B)
  PDF, 89 Kb, Revisión: B, Archivo publicado: jun 1, 1997
  Reduction of power consumption makes a device more reliable. The need for devices that consume a minimum amount of power was a major driving force behind the development of CMOS technologies. As a result CMOS devices are best known for low power consumption. However for minimizing the power requirements of a board or a system simply knowing that CMOS devices may use less power than equivale
• Descargar
  Designing With Logic (Rev. C)
  PDF, 186 Kb, Revisión: C, Archivo publicado: jun 1, 1997
  Data sheets which usually give information on device behavior only under recommended operating conditions may only partially answer engineering questions that arise during the development of systems using logic devices. However information is frequently needed regarding the behavior of the device outside the conditions in the data sheet. Such questions might be:?How does a bus driver behave w
• Descargar
  Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc
  PDF, 43 Kb, Archivo publicado: abr 1, 1996
  Though low power consumption is a feature of CMOS devices sometimes this feature does not meet a designer?s system power supply constraints. Therefore a partial system power down or multiple Vcc supplies are used to meet the needs of the system. This document shows electrostatic discharge protection circuits. It also provides circuit and bus driver examples of partial system power down and curren

Linea modelo

Clasificación del fabricante

• Semiconductors> Logic> Buffer/Driver/Transceiver> Non-Inverting Buffer/Driver