Datasheet Texas Instruments ADS5411 — Ficha de datos

FabricanteTexas Instruments
SerieADS5411
Datasheet Texas Instruments ADS5411

Convertidor analógico a digital (ADC) de 11 bits y 105 MSPS

Hojas de datos

11 Bit 105 MSPS ADC datasheet
PDF, 897 Kb, Revisión: A, Archivo publicado: enero 14, 2010
Extracto del documento

Precios

Estado

ADS5411IPGPADS5411IPGPRADS5411IPJYADS5411IPJYG3ADS5411IPJYR
Estado del ciclo de vidaActivo (Recomendado para nuevos diseños)Activo (Recomendado para nuevos diseños)Obsoleto (El fabricante ha interrumpido la producción del dispositivo)Obsoleto (El fabricante ha interrumpido la producción del dispositivo)Obsoleto (El fabricante ha interrumpido la producción del dispositivo)
Disponibilidad de muestra del fabricanteNoNoNoNo

Embalaje

ADS5411IPGPADS5411IPGPRADS5411IPJYADS5411IPJYG3ADS5411IPJYR
N12345
Pin5252525252
Package TypePGPPGPPJYPJYPJY
Industry STD TermHTQFPHTQFPQFPQFPQFP
JEDEC CodeS-PQFP-GS-PQFP-GS-PQFP-GS-PQFP-GS-PQFP-G
Package QTY1601000
CarrierJEDEC TRAY (10+1)LARGE T&R
Device MarkingADS5411IPGPADS5411IPGPADS5411IADS5411I
Width (mm)1010101010
Length (mm)1010101010
Thickness (mm)111.41.41.4
Pitch (mm).65.65.65.65.65
Max Height (mm)1.21.21.61.61.6
Mechanical DataDescargarDescargarDescargarDescargarDescargar

Paramétricos

Parameters / ModelsADS5411IPGP
ADS5411IPGP
ADS5411IPGPR
ADS5411IPGPR
ADS5411IPJY
ADS5411IPJY
ADS5411IPJYG3
ADS5411IPJYG3
ADS5411IPJYR
ADS5411IPJYR
# Input Channels11111
Analog Input BW, MHz750750
Analog Input BW(MHz)750750750
Approx. Price (US$)28.05 | 1ku28.05 | 1ku28.05 | 1ku
ArchitecturePipelinePipelinePipeline
DNL(Max), +/-LSB0.250.25
DNL(Max)(+/-LSB)0.250.250.25
DNL(Typ), +/-LSB0.250.25
ENOB, Bits10.710.7
ENOB(Bits)10.710.710.7
INL(Max), +/-LSB0.20.2
INL(Max)(+/-LSB)0.20.20.2
INL(Typ), +/-LSB0.20.2
Input BufferYesYesYesYesYes
Input Range2.22.22.2V (p-p)2.2V (p-p)2.2V (p-p)
InterfaceParallel LVDSParallel LVDSParallel LVDS
Serial SPI Interface
Parallel LVDS
Serial SPI Interface
Parallel LVDS
Serial SPI Interface
Operating Temperature Range, C-40 to 85-40 to 85
Operating Temperature Range(C)-40 to 85-40 to 85-40 to 85
Package GroupHTQFPHTQFPHTQFPHTQFPHTQFP
Package Size: mm2:W x L, PKG52HTQFP: 144 mm2: 12 x 12(HTQFP)52HTQFP: 144 mm2: 12 x 12(HTQFP)
Package Size: mm2:W x L (PKG)52HTQFP: 144 mm2: 12 x 12(HTQFP)52HTQFP: 144 mm2: 12 x 12(HTQFP)52HTQFP: 144 mm2: 12 x 12(HTQFP)
Power Consumption(Typ), mW19001900
Power Consumption(Typ)(mW)190019001900
RatingCatalogCatalogCatalogCatalogCatalog
Reference ModeIntIntIntIntInt
Resolution, Bits1111
Resolution(Bits)111111
SFDR, dB9090
SFDR(dB)909090
SINAD, dB66.366.3
SINAD(dB)66.366.366.3
SNR, dB66.466.4
SNR(dB)66.466.466.4
Sample Rate(Max), MSPS105105
Sample Rate(Max)(MSPS)105105105

Plan ecológico

ADS5411IPGPADS5411IPGPRADS5411IPJYADS5411IPJYG3ADS5411IPJYR
RoHSObedienteObedienteDesobedienteDesobedienteDesobediente
Pb gratisNoNoNo

Notas de aplicación

  • High-Speed Analog-to-Digital Converter Basics
    PDF, 1.1 Mb, Archivo publicado: enero 11, 2012
    The goal of this document is to introduce a wide range of theories and topics that are relevant tohigh-speed analog-to-digital converters (ADC). This document provides details on sampling theorydata-sheet specifications ADC selection criteria and evaluation methods clock jitter and other commonsystem-level concerns. In addition some end-users will want to extend the performance capabil
  • Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
    PDF, 2.0 Mb, Revisión: A, Archivo publicado: mayo 22, 2015
  • Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
    PDF, 1.2 Mb, Revisión: A, Archivo publicado: jul 19, 2013
  • Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
    PDF, 376 Kb, Archivo publicado: abr 28, 2009
    This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
  • Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
    PDF, 327 Kb, Revisión: A, Archivo publicado: sept 10, 2010
    This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
  • Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
    PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
    This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
  • CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
    PDF, 424 Kb, Archivo publicado: jun 8, 2008
    Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
  • Interleaving Analog-to-Digital Converters
    PDF, 64 Kb, Archivo publicado: oct 2, 2000
    It is tempting when pushing the limits of analog-to-digital conversion to consider interleaving two or more converters to increase the sample rate. However, such designs must take into consideration several possible sources of error.
  • Principles of Data Acquisition and Conversion (Rev. A)
    PDF, 132 Kb, Revisión: A, Archivo publicado: abr 16, 2015
  • A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
    PDF, 425 Kb, Revisión: B, Archivo publicado: oct 9, 2011
    This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
  • Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
    PDF, 69 Kb, Revisión: A, Archivo publicado: mayo 18, 2015
  • What Designers Should Know About Data Converter Drift
    PDF, 95 Kb, Archivo publicado: oct 2, 2000
    Exactly how inaccurate will a change in temperature make an analog-to-digital or digital-to-analog converter? As designers are well aware, a 12-bit device may provide a much lower accuracy at its operating-temperature extremes, perhaps only to 9 or even 8 bits. But for lack of more precise knowledge, many play it safe (and expensive) and overspecify.

Linea modelo

Clasificación del fabricante

  • Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)