Datasheet Texas Instruments ADS5520 — Ficha de datos

FabricanteTexas Instruments
SerieADS5520
Datasheet Texas Instruments ADS5520

Convertidor analógico a digital (ADC) de 12 bits y 125 MSPS

Hojas de datos

12-Bit, 125MSPS Analog-to-Digital Converter (Rev. F)
PDF, 1.7 Mb, Revisión: F, Archivo publicado: oct 30, 2008
12-Bit, 125MSPS Analog-to-Digital Converter datasheet
PDF, 1.4 Mb, Revisión: F, Archivo publicado: oct 30, 2008
Extracto del documento

Precios

Estado

ADS5520IPAPADS5520IPAPR
Estado del ciclo de vidaActivo (Recomendado para nuevos diseños)Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricanteNoNo

Embalaje

ADS5520IPAPADS5520IPAPR
N12
Pin6464
Package TypePAPPAP
Industry STD TermHTQFPHTQFP
JEDEC CodeS-PQFP-GS-PQFP-G
Package QTY1601000
CarrierJEDEC TRAY (10+1)LARGE T&R
Device MarkingADS5520IADS5520I
Width (mm)1010
Length (mm)1010
Thickness (mm)11
Pitch (mm).5.5
Max Height (mm)1.21.2
Mechanical DataDescargarDescargar

Paramétricos

Parameters / ModelsADS5520IPAP
ADS5520IPAP
ADS5520IPAPR
ADS5520IPAPR
# Input Channels11
Analog Input BW, MHz750
Analog Input BW(MHz)750
Approx. Price (US$)42.63 | 100u
ArchitecturePipelinePipeline
DNL(Max), +/-LSB0.25
DNL(Max)(+/-LSB)0.25
DNL(Typ), +/-LSB0.25
ENOB, Bits11.3
ENOB(Bits)11.3
INL(Max), +/-LSB0.8
INL(Max)(+/-LSB)0.8
INL(Typ), +/-LSB0.8
Input BufferNo
Input Range2.32.3V (p-p)
InterfaceParallel CMOSParallel CMOS
Serial SPI Interface
Operating Temperature Range, C-40 to 85
Operating Temperature Range(C)-40 to 85
Package GroupHTQFPHTQFP
Package Size(mm2=WxL)64HTQFP: 144 mm2: 12 x 12
Package Size: mm2:W x L, PKG64HTQFP: 144 mm2: 12 x 12(HTQFP)
Power Consumption(Typ), mW740
Power Consumption(Typ)(mW)740
RatingCatalogCatalog
Reference ModeIntInt
Resolution, Bits12
Resolution(Bits)12
SFDR, dB83
SFDR(dB)83
SINAD, dB69.9
SINAD(dB)69.9
SNR, dB70.1
SNR(dB)70.1
Sample Rate (max)(SPS)125MSPS
Sample Rate(Max), MSPS125

Plan ecológico

ADS5520IPAPADS5520IPAPR
RoHSObedienteObediente
Pb gratis

Notas de aplicación

  • Clocking High-Speed Data Converters
    PDF, 310 Kb, Archivo publicado: enero 18, 2005
  • Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A)
    PDF, 2.0 Mb, Revisión: A, Archivo publicado: mayo 22, 2015
  • Why Use Oversampling when Undersampling Can Do the Job? (Rev. A)
    PDF, 1.2 Mb, Revisión: A, Archivo publicado: jul 19, 2013
  • Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio
    PDF, 376 Kb, Archivo publicado: abr 28, 2009
    This application report explains different aspects of selecting analog-to-digital and digital-to-analog data converters for Software-Defined Radio (SDR) applications. It also explains how ADS61xx ADCs and the DAC5688 from Texas Instruments fit properly for SDR designs.
  • Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A)
    PDF, 327 Kb, Revisión: A, Archivo publicado: sept 10, 2010
    This application report discusses the performance-related aspects of passive and active interfaces at the analog input of high-speed pipeline analog-to-digital converters (ADCs). The report simplifies the many possibilities into two main categories: passive and active interface circuits. The first section of the report gives an overview of equivalent models of buffered and unbuffered ADC input cir
  • Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
    PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
    This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
  • CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
    PDF, 424 Kb, Archivo publicado: jun 8, 2008
    Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers
  • A Glossary of Analog-to-Digital Specifications and Performance Characteristics (Rev. B)
    PDF, 425 Kb, Revisión: B, Archivo publicado: oct 9, 2011
    This glossary is a collection of the definitions of Texas Instruments' Delta-Sigma (О”ОЈ), successive approximation register (SAR), and pipeline analog-to-digital (A/D) converter specifications and performance characteristics. Although there is a considerable amount of detail in this document, the product data sheet for a particular product specification is the best and final reference.
  • Principles of Data Acquisition and Conversion (Rev. A)
    PDF, 132 Kb, Revisión: A, Archivo publicado: abr 16, 2015
  • Analog-to-Digital Converter Grounding Practices Affect System Performance (Rev. A)
    PDF, 69 Kb, Revisión: A, Archivo publicado: mayo 18, 2015

Linea modelo

Serie: ADS5520 (2)

Clasificación del fabricante

  • Semiconductors> Data Converters> Analog-to-Digital Converters (ADCs)> High Speed ADCs (>10MSPS)