Datasheet Texas Instruments DAC5686 — Ficha de datos

FabricanteTexas Instruments
SerieDAC5686
Datasheet Texas Instruments DAC5686

Convertidor digital a analógico (DAC) de doble canal, 16 bits, 500 MSPS, 1x-16x

Hojas de datos

16-Bit 500 MSPS 2x-16x Interpolating Dual-Channel DAC datasheet
PDF, 861 Kb, Revisión: F, Archivo publicado: jun 3, 2009
Extracto del documento

Precios

Estado

DAC5686IPZPDAC5686IPZPG4
Estado del ciclo de vidaActivo (Recomendado para nuevos diseños)Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricanteNoNo

Embalaje

DAC5686IPZPDAC5686IPZPG4
N12
Pin100100
Package TypePZPPZP
Industry STD TermHTQFPHTQFP
JEDEC CodeS-PQFP-GS-PQFP-G
Package QTY9090
CarrierEIAJ TRAY (10+1)EIAJ TRAY (10+1)
Device MarkingDAC5686IPZPDAC5686IPZP
Width (mm)1414
Length (mm)1414
Thickness (mm)11
Pitch (mm).5.5
Max Height (mm)1.21.2
Mechanical DataDescargarDescargar

Paramétricos

Parameters / ModelsDAC5686IPZP
DAC5686IPZP
DAC5686IPZPG4
DAC5686IPZPG4
ArchitectureCurrent SinkCurrent Sink
DAC Channels22
InterfaceParallel CMOSParallel CMOS
Interpolation1x,2x,4x,8x,16x1x,2x,4x,8x,16x
Operating Temperature Range, C-40 to 85-40 to 85
Package GroupHTQFPHTQFP
Package Size: mm2:W x L, PKG100HTQFP: 256 mm2: 16 x 16(HTQFP)100HTQFP: 256 mm2: 16 x 16(HTQFP)
Power Consumption(Typ), mW445445
RatingCatalogCatalog
Resolution, Bits1616
SFDR, dB7272
Sample / Update Rate, MSPS500500

Plan ecológico

DAC5686IPZPDAC5686IPZPG4
RoHSObedienteObediente

Notas de aplicación

  • DAC5686/DAC5687 Clock Generation Using PLL & External Clock Modes (Rev. A)
    PDF, 686 Kb, Revisión: A, Archivo publicado: jul 21, 2005
    DAC5686/DAC5687 Application NOte Clock Generation Using PLL & External Clock Modes
  • Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs
    PDF, 319 Kb, Archivo publicado: jul 14, 2009
  • Passive Terminations for Current Output DACs
    PDF, 244 Kb, Archivo publicado: nov 10, 2008
    The correct implementation of the high-speed DAC output termination is critical to achieving the best possible performance. The typical application involves choosing the correct network to create the necessary dc bias levels and correct effective impedance load to keep the output voltage within the compliance levels. This ensures that the maximum output signal amplitude and optimum ac performance
  • Q3 2009 Issue Analog Applications Journal
    PDF, 2.1 Mb, Archivo publicado: jul 14, 2009
  • High Speed Digital-to-Analog Converters Basics (Rev. A)
    PDF, 829 Kb, Revisión: A, Archivo publicado: oct 23, 2012
  • Phase Noise Performance and Jitter Cleaning Ability of CDCE72010
    PDF, 2.3 Mb, Archivo publicado: jun 2, 2008
    This application report presents phase noise data taken on the CDCE72010 jitter cleaner and synchronizer PLL device. The phase noise performance of the CDCE72010 depends on the phase noise of the reference clock VCXO clock and the CDCE72010 itself. This application report shows the phase noise performance at several of the most popular CDMA frequencies. This data helps the user to choose the rig
  • CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters
    PDF, 424 Kb, Archivo publicado: jun 8, 2008
    Texas Instruments has recently introduced a family of devices suitable to meet the demands of high-speed high-IF sampling analog-to-digital converters (ADCs) such as the ADS5483 which is capable of sampling up to 135 MSPS. To realize the full potential of these high-performance devices the system must provide an extremely low phase noise clock source. The CDCE72010 clock synthesizer chip offers

Linea modelo

Serie: DAC5686 (2)

Clasificación del fabricante

  • Semiconductors> Data Converters> Digital-to-Analog Converters (DACs)> High Speed DACs (>10MSPS)