Datasheet Texas Instruments SN74ALVC00-EP — Ficha de datos

FabricanteTexas Instruments
SerieSN74ALVC00-EP
Datasheet Texas Instruments SN74ALVC00-EP

Producto mejorado Cuádruple de 2 entradas con puerta positiva y Nand

Hojas de datos

SN74ALVC00-EP datasheet
PDF, 345 Kb, Revisión: A, Archivo publicado: mayo 20, 2004
Extracto del documento

Precios

Estado

SN74ALVC00IDREPV62/04685-01XE
Estado del ciclo de vidaActivo (Recomendado para nuevos diseños)Activo (Recomendado para nuevos diseños)
Disponibilidad de muestra del fabricanteNoNo

Embalaje

SN74ALVC00IDREPV62/04685-01XE
N12
Pin1414
Package TypeDD
Industry STD TermSOICSOIC
JEDEC CodeR-PDSO-GR-PDSO-G
Package QTY25002500
CarrierLARGE T&RLARGE T&R
Device MarkingALVC00IEPALVC00IEP
Width (mm)3.913.91
Length (mm)8.658.65
Thickness (mm)1.581.58
Pitch (mm)1.271.27
Max Height (mm)1.751.75
Mechanical DataDescargarDescargar

Paramétricos

Parameters / ModelsSN74ALVC00IDREP
SN74ALVC00IDREP
V62/04685-01XE
V62/04685-01XE
Bits44
F @ Nom Voltage(Max), Mhz100100
ICC @ Nom Voltage(Max), mA0.010.01
Input TypeTTLTTL
Operating Temperature Range, C-40 to 85-40 to 85
Output Drive (IOL/IOH)(Max), mA24/-2424/-24
Output TypeTTLTTL
Package GroupSOICSOIC
Package Size: mm2:W x L, PKG14SOIC: 52 mm2: 6 x 8.65(SOIC)14SOIC: 52 mm2: 6 x 8.65(SOIC)
RatingHiRel Enhanced ProductHiRel Enhanced Product
Schmitt TriggerNoNo
Technology FamilyALVCALVC
VCC(Max), V3.63.6
VCC(Min), V1.651.65
tpd @ Nom Voltage(Max), ns4.4,2.8,3.2,34.4,2.8,3.2,3

Plan ecológico

SN74ALVC00IDREPV62/04685-01XE
RoHSObedienteObediente

Notas de aplicación

  • Benefits & Issues of Migrating 5-V and 3.3-V Logic to Lower-Voltage Supplies (Rev. A)
    PDF, 154 Kb, Revisión: A, Archivo publicado: sept 8, 1999
    In the last few years the trend toward reducing supply voltage (VCC) has continued as reflected in an additional specification of 2.5-V VCC for the AVC ALVT ALVC LVC LV and the CBTLV families.In this application report the different logic levels at VCC of 5 V 3.3 V 2.5 V and 1.8 V are compared. Within the report the possibilities for migration from 5-V logic and 3.3-V logic families
  • TI SN74ALVC16835 Component Specification Analysis for PC100
    PDF, 43 Kb, Archivo publicado: agosto 3, 1998
    The PC100 standard establishes design parameters for the PC SDRAM DIMM that is designed to operate at 100 MHz. The 168-pin, 8-byte, registered SDRAM DIMM is a JEDEC-defined device (JC-42.5-96-146A). Some of the defined signal paths include data signals, address signals, and control signals. This application report discusses the SN74ALVC16835 18-bit universal bus driver that is available from T
  • Logic Solutions for PC-100 SDRAM Registered DIMMs (Rev. A)
    PDF, 96 Kb, Revisión: A, Archivo publicado: mayo 13, 1998
    Design of high-performance personal computer (PC) systems that are capable of meeting the needs imposed by modern operating systems and software includes the use of large banks of SDRAMs on DIMMs (see Figure 1).To meet the demands of stable functionality over the broad spectrum of operating environments, meet system timing needs, and to support data integrity, the loads presented by the large
  • 16-Bit Widebus Logic Families in 56-Ball 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)
    PDF, 895 Kb, Revisión: B, Archivo publicado: mayo 22, 2002
    TI?s 56-ball MicroStar Jr.E package registered under JEDEC MO-225 has demonstrated through modeling and experimentation that it is an optimal solution for reducing inductance and capacitance improving thermal performance and minimizing board area usage in integrated bus functions. Multiple functions released in the 56-ball MicroStar Jr.E package have superior performance characteristics compa
  • Understanding Advanced Bus-Interface Products Design Guide
    PDF, 253 Kb, Archivo publicado: mayo 1, 1996

Linea modelo

Serie: SN74ALVC00-EP (2)

Clasificación del fabricante

  • Semiconductors> Space & High Reliability> Logic Products> Gate Products