Datasheet Texas Instruments 74SSTUB32866AZKER — Ficha de datos
| Fabricante | Texas Instruments |
| Serie | 74SSTUB32866A |
| Numero de parte | 74SSTUB32866AZKER |
Búfer registrado configurable de 25 bits con prueba de paridad de direcciones 96-LFBGA -40 a 85
Hojas de datos
25-Bit Configurable Registered Buffer w/Address-Parity Test datasheet
PDF, 1.9 Mb, Revisión: A, Archivo publicado: nov 1, 2007
Extracto del documento
Estado
| Estado del ciclo de vida | Activo (Recomendado para nuevos diseños) |
| Disponibilidad de muestra del fabricante | No |
Embalaje
| Pin | 96 |
| Package Type | ZKE |
| Industry STD Term | BGA MICROSTAR |
| JEDEC Code | R-PBGA-N |
| Package QTY | 1000 |
| Carrier | LARGE T&R |
| Device Marking | SB866A |
| Width (mm) | 5.5 |
| Length (mm) | 13.5 |
| Thickness (mm) | .85 |
| Pitch (mm) | .8 |
| Max Height (mm) | 1.4 |
| Mechanical Data | Descargar |
Paramétricos
| Absolute Jitter (Peak-to-Peak Cycle or Period Jitter) | N/A ps |
| Function | DDR2 Register |
| Number of Outputs | 25 |
| Operating Frequency Range(Max) | 410 MHz |
| Operating Temperature Range | -40 to 85 C |
| Output Drive | 8 mA |
| Package Group | LFBGA |
| Package Size: mm2:W x L | 96LFBGA: 74 mm2: 5.5 x 13.5(LFBGA) PKG |
| Rating | Catalog |
| VCC | 1.8 V |
| t(phase error) | N/A ps |
| tsk(o) | N/A ps |
Plan ecológico
| RoHS | Obediente |
Notas de aplicación
- DDR2 Memory Interface Clocks and Registers - OverviewPDF, 308 Kb, Archivo publicado: marzo 25, 2009
This application report gives an overview of the existing JEDEC DDR2 Register and PLL Buffer specifications and compliant TI devices.
Linea modelo
Serie: 74SSTUB32866A (1)
- 74SSTUB32866AZKER
Clasificación del fabricante
- Semiconductors > Clock and Timing > Memory Interface Clocks and Registers