Datasheet Analog Devices ADSP-SC589KBCZ-4B — Ficha de datos

SHARC+ Dual-Core
DSP with Arm Cortex-A5
ADSP-SC582/SC583/SC584/SC587/SC589/ADSP-21583/21584/21587
SYSTEM FEATURES 19 mm × 19 mm 349/529 BGA (0.8 pitch), RoHS compliant
Low system power across automotive temperature range Dual enhanced SHARC+ high performance floating-point
cores
Up to 500 MHz per SHARC+ core
Up to 5 Mb (640 kB) Level 1 (L1) SRAM memory per core
with parity (optional ability to configure as cache)
32-bit, 40-bit, and 64-bit floating-point support
32-bit fixed point
Byte, short-word, word, long-word addressed
Arm Cortex-A5 core
500 MHz/800 DMIPS with NEON/VFPv4-D16/Jazelle
32 kB L1 instruction cache/32 kB L1 data cache
256 kB Level 2 (L2) cache with parity
Powerful DMA system
On-chip memory protection
Integrated safety features MEMORY
Large on-chip L2 SRAM with ECC protection, up to 256 kB
On-chip L2 ROM (512 kB)
Two Level 3 (L3) interfaces optimized for low system power,
providing a 16-bit interface to DDR3 (supporting 1.5 V …