Datasheet AD8033, AD8034 (Analog Devices) - 9
| Fabricante | Analog Devices |
| Descripción | Low Cost, 80 MHz FastFET Op Amps |
| Páginas / Página | 24 / 9 — AD8033/AD8034. –40. G = +2. HD3 RL = 500Ω. –50. –60. c) B d –70. –70. Bc) … |
| Revisión | C |
| Formato / tamaño de archivo | PDF / 396 Kb |
| Idioma del documento | Inglés |
AD8033/AD8034. –40. G = +2. HD3 RL = 500Ω. –50. –60. c) B d –70. –70. Bc) d. HD2 G = +1. ION –80. HD3 R. N –80. L = 1kΩ. HD3 G = +2. T –90. R –90. T S
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 14 link to page 14 link to page 14 link to page 14
AD8033/AD8034 –40 –40 G = +2 HD3 RL = 500Ω –50 –50 –60 –60 c) B d –70 –70 ( Bc) d HD2 G = +1 ION –80 ( T HD3 R N –80 L = 1kΩ IO OR T HD3 G = +2 T –90 R –90 IS O D T S HD2 G = +2 –100 HD2 RL = 500Ω DI –100 –110 –110 HD2 R HD3 G = +1 L = 1kΩ –120 –120
18 21 0
0.1 1 5
0
0.1 1 5
4- 4-
FREQUENCY (MHz)
92
FREQUENCY (MHz)
92 02 02 Figure 18. Harmonic Distortion vs. Frequency for Various Loads Figure 21. Harmonic Distortion vs. Frequency for Various Gains (See Figure 45)
–40 –20 G = +2 G = +2 HD3 VS = 5V –50 –30 HD3 V HD2 V OUT = 10V p-p OUT = 20V p-p –40 –60 –50 HD3 V Bc) OUT = 20V p-p d –70 ( c) –60 N B d IO ( T –80 –70 HD2 VOUT = 10V p-p R HD2 VS = 5V ION O T T HD3 VS = 24V –80 S –90 OR DI T IS –90 HD3 V –100 D OUT = 2V p-p –100 –110 HD2 VS = 24V –110 HD2 VOUT = 2V p-p –120
19
–120
22
0.1 1 5
04-
0.1 1 5
0 4-
FREQUENCY (MHz)
92 92 02
FREQUENCY (MHz)
02 Figure 19. Harmonic Distortion vs. Frequency for Various Supply Voltages Figure 22. Harmonic Distortion vs. Frequency for Various Amplitudes (See Figure 45) (See Figure 45), VS = 24 V
1000 80 G = +1 VS = +5V POSITIVE SIDE 70 ) % ( T 60 O VS = +5V NEGATIVE SIDE ) O SH 50 /√Hz V n 100 VER ( 40 E O T IS EN NO C 30 VS = ±5V NEGATIVE SIDE R PE 20 VS = ±5V POSITIVE SIDE 10 10
20
0 10 100 1k 10k 100k 1M 0 1 M 10M 100M
0 3 4-
10 30 50 70 90 110
-02
FREQUENCY (Hz)
92
CAPACITIVE LOAD (pF)
24 02 29 0 Figure 20. Voltage Noise vs. Frequency Figure 23. Percent Overshoot vs. Capacitive Load (See Figure 44) Rev. D | Page 9 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION OUTPUT SHORT CIRCUIT ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS THEORY OF OPERATION OUTPUT STAGE DRIVE AND CAPACITIVE LOAD DRIVE INPUT OVERDRIVE INPUT IMPEDANCE THERMAL CONSIDERATIONS LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS BYPASSING GROUNDING LEAKAGE CURRENTS INPUT CAPACITANCE APPLICATIONS INFORMATION HIGH SPEED PEAK DETECTOR ACTIVE FILTERS WIDEBAND PHOTODIODE PREAMP OUTLINE DIMENSIONS ORDERING GUIDE
AD8033/AD8034 –40 –40 G = +2 HD3 RL = 500Ω –50 –50 –60 –60 c) B d –70 –70 ( Bc) d HD2 G = +1 ION –80 ( T HD3 R N –80 L = 1kΩ IO OR T HD3 G = +2 T –90 R –90 IS O D T S HD2 G = +2 –100 HD2 RL = 500Ω DI –100 –110 –110 HD2 R HD3 G = +1 L = 1kΩ –120 –120
18 21 0
0.1 1 5
0
0.1 1 5
4- 4-
FREQUENCY (MHz)
92
FREQUENCY (MHz)
92 02 02 Figure 18. Harmonic Distortion vs. Frequency for Various Loads Figure 21. Harmonic Distortion vs. Frequency for Various Gains (See Figure 45)
–40 –20 G = +2 G = +2 HD3 VS = 5V –50 –30 HD3 V HD2 V OUT = 10V p-p OUT = 20V p-p –40 –60 –50 HD3 V Bc) OUT = 20V p-p d –70 ( c) –60 N B d IO ( T –80 –70 HD2 VOUT = 10V p-p R HD2 VS = 5V ION O T T HD3 VS = 24V –80 S –90 OR DI T IS –90 HD3 V –100 D OUT = 2V p-p –100 –110 HD2 VS = 24V –110 HD2 VOUT = 2V p-p –120
19
–120
22
0.1 1 5
04-
0.1 1 5
0 4-
FREQUENCY (MHz)
92 92 02
FREQUENCY (MHz)
02 Figure 19. Harmonic Distortion vs. Frequency for Various Supply Voltages Figure 22. Harmonic Distortion vs. Frequency for Various Amplitudes (See Figure 45) (See Figure 45), VS = 24 V
1000 80 G = +1 VS = +5V POSITIVE SIDE 70 ) % ( T 60 O VS = +5V NEGATIVE SIDE ) O SH 50 /√Hz V n 100 VER ( 40 E O T IS EN NO C 30 VS = ±5V NEGATIVE SIDE R PE 20 VS = ±5V POSITIVE SIDE 10 10
20
0 10 100 1k 10k 100k 1M 0 1 M 10M 100M
0 3 4-
10 30 50 70 90 110
-02
FREQUENCY (Hz)
92
CAPACITIVE LOAD (pF)
24 02 29 0 Figure 20. Voltage Noise vs. Frequency Figure 23. Percent Overshoot vs. Capacitive Load (See Figure 44) Rev. D | Page 9 of 24 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS MAXIMUM POWER DISSIPATION OUTPUT SHORT CIRCUIT ESD CAUTION TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS THEORY OF OPERATION OUTPUT STAGE DRIVE AND CAPACITIVE LOAD DRIVE INPUT OVERDRIVE INPUT IMPEDANCE THERMAL CONSIDERATIONS LAYOUT, GROUNDING, AND BYPASSING CONSIDERATIONS BYPASSING GROUNDING LEAKAGE CURRENTS INPUT CAPACITANCE APPLICATIONS INFORMATION HIGH SPEED PEAK DETECTOR ACTIVE FILTERS WIDEBAND PHOTODIODE PREAMP OUTLINE DIMENSIONS ORDERING GUIDE