Datasheet AD9208 (Analog Devices) - 3
| Fabricante | Analog Devices |
| Descripción | 14-Bit, 3GSPS, JESD204B, Dual Analog-to-Digital Converter |
| Páginas / Página | 137 / 3 — AD9208. Data Sheet. TABLE OF CONTENTS |
| Formato / tamaño de archivo | PDF / 2.0 Mb |
| Idioma del documento | Inglés |
AD9208. Data Sheet. TABLE OF CONTENTS
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 4 link to page 5 link to page 6 link to page 6 link to page 7 link to page 8 link to page 10 link to page 11 link to page 13 link to page 13 link to page 13 link to page 14 link to page 17 link to page 23 link to page 25 link to page 25 link to page 25 link to page 29 link to page 30 link to page 30 link to page 32 link to page 32 link to page 34 link to page 34 link to page 34 link to page 35 link to page 35 link to page 37 link to page 37 link to page 39 link to page 41 link to page 41 link to page 41 link to page 41 link to page 44 link to page 52 link to page 58 link to page 58 link to page 59 link to page 60 link to page 64 link to page 65 link to page 66 link to page 68 link to page 68 link to page 68 link to page 69 link to page 69 link to page 71 link to page 72 link to page 73 link to page 79 link to page 79 link to page 79 link to page 81 link to page 81 link to page 81 link to page 83 link to page 85 link to page 87 link to page 87 link to page 87 link to page 87 link to page 89 link to page 89 link to page 90 link to page 92 link to page 92 link to page 92 link to page 92 link to page 93 link to page 93 link to page 94 link to page 135 link to page 135 link to page 136 link to page 136
AD9208 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC Complex to Real Conversion ... 57 Applications ... 1 DDC Mixed Decimation Settings .. 58 Functional Block Diagram .. 1 DDC Example Configurations ... 59 Revision History ... 3 DDC Power Consumption .. 63 General Description ... 4 Signal Monitor .. 64 Specifications ... 5 SPORT over JESD204B .. 65 DC Specifications ... 5 Digital Outputs ... 67 AC Specifications .. 6 Introduction to the JESD204B Interface ... 67 Digital Specifications ... 7 JESD204B Overview .. 67 Switching Specifications .. 9 Functional Overview ... 68 Timing Specifications .. 10 JESD204B Link Establishment ... 68 Absolute Maximum Ratings .. 12 Physical Layer (Driver) Outputs .. 70 Thermal Resistance .. 12 fS × 4 Mode .. 71 ESD Caution .. 12 Setting Up the AD9208 digital interface .. 72 Pin Configuration and Function Descriptions ... 13 Deterministic Latency .. 78 Typical Performance Characteristics ... 16 Subclass 0 Operation .. 78 Equivalent Circuits ... 22 Subclass 1 Operation .. 78 Theory of Operation .. 24 Multichip Synchronization .. 80 ADC Architecture .. 24 Normal Mode .. 80 Analog Input Considerations .. 24 Timestamp Mode ... 80 Voltage Reference ... 28 SYSREF Input .. 82 DC Offset Calibration .. 29 SYSREF± Setup/Hold Window Monitor ... 84 Clock Input Considerations .. 29 Latency ... 86 Power-Down/Standby Mode... 31 End to End Total Latency .. 86 Temperature Diode .. 31 Example Latency Calculations.. 86 ADC Overrange and Fast Detect .. 33 LMFC Referenced Latency .. 86 ADC Overrange .. 33 Test Modes ... 88 Fast Threshold Detection (FD_A and FD_B) .. 33 ADC Test Modes .. 88 ADC Application Modes and JESD204B Tx Converter Mapping JESD204B Block Test Modes .. 89 ... 34 Serial Port Interface .. 91 Programmable FIR filters .. 36 Configuration Using the SPI ... 91 Supported Modes.. 36 Hardware Interface ... 91 Programming Instructions .. 38 SPI Accessible Features .. 91 Digital Downconverter (DDC) ... 40 Memory Map .. 92 DDC I/Q Input Selection .. 40 Reading the Memory Map Register Table ... 92 DDC I/Q Output Selection ... 40 Memory Map Register Details .. 93 DDC General Description .. 40 Applications Information .. 134 DDC Frequency Translation ... 43 Power Supply Recommendations ... 134 DDC Decimation Filters .. 51 Layout Guidelines... 135 DDC Gain Stage ... 57 AVDD1_SR (Pin E7) and AGND (Pin E6 and Pin E8) ... 135 Rev. 0 | Page 2 of 136 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Dither Absolute Maximum Input Swing VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FIR FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION DDC Frequency Translation Stage (Optional) DDC Filtering Stage DDC Gain Stage (Optional) DDC Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization For these reasons, the AD9208 contains a synchronization triggering mechanism that allows the following: NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS DDC POWER CONSUMPTION SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) fS × 4 MODE SETTING UP THE AD9208 DIGITAL INTERFACE Example 1—Full Bandwidth Mode Example 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF INPUT SYSREF Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers SPI Soft Reset MEMORY MAP REGISTER DETAILS APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN E7) AND AGND (PIN E6 AND PIN E8) OUTLINE DIMENSIONS ORDERING GUIDE
AD9208 Data Sheet TABLE OF CONTENTS
Features .. 1 DDC Complex to Real Conversion ... 57 Applications ... 1 DDC Mixed Decimation Settings .. 58 Functional Block Diagram .. 1 DDC Example Configurations ... 59 Revision History ... 3 DDC Power Consumption .. 63 General Description ... 4 Signal Monitor .. 64 Specifications ... 5 SPORT over JESD204B .. 65 DC Specifications ... 5 Digital Outputs ... 67 AC Specifications .. 6 Introduction to the JESD204B Interface ... 67 Digital Specifications ... 7 JESD204B Overview .. 67 Switching Specifications .. 9 Functional Overview ... 68 Timing Specifications .. 10 JESD204B Link Establishment ... 68 Absolute Maximum Ratings .. 12 Physical Layer (Driver) Outputs .. 70 Thermal Resistance .. 12 fS × 4 Mode .. 71 ESD Caution .. 12 Setting Up the AD9208 digital interface .. 72 Pin Configuration and Function Descriptions ... 13 Deterministic Latency .. 78 Typical Performance Characteristics ... 16 Subclass 0 Operation .. 78 Equivalent Circuits ... 22 Subclass 1 Operation .. 78 Theory of Operation .. 24 Multichip Synchronization .. 80 ADC Architecture .. 24 Normal Mode .. 80 Analog Input Considerations .. 24 Timestamp Mode ... 80 Voltage Reference ... 28 SYSREF Input .. 82 DC Offset Calibration .. 29 SYSREF± Setup/Hold Window Monitor ... 84 Clock Input Considerations .. 29 Latency ... 86 Power-Down/Standby Mode... 31 End to End Total Latency .. 86 Temperature Diode .. 31 Example Latency Calculations.. 86 ADC Overrange and Fast Detect .. 33 LMFC Referenced Latency .. 86 ADC Overrange .. 33 Test Modes ... 88 Fast Threshold Detection (FD_A and FD_B) .. 33 ADC Test Modes .. 88 ADC Application Modes and JESD204B Tx Converter Mapping JESD204B Block Test Modes .. 89 ... 34 Serial Port Interface .. 91 Programmable FIR filters .. 36 Configuration Using the SPI ... 91 Supported Modes.. 36 Hardware Interface ... 91 Programming Instructions .. 38 SPI Accessible Features .. 91 Digital Downconverter (DDC) ... 40 Memory Map .. 92 DDC I/Q Input Selection .. 40 Reading the Memory Map Register Table ... 92 DDC I/Q Output Selection ... 40 Memory Map Register Details .. 93 DDC General Description .. 40 Applications Information .. 134 DDC Frequency Translation ... 43 Power Supply Recommendations ... 134 DDC Decimation Filters .. 51 Layout Guidelines... 135 DDC Gain Stage ... 57 AVDD1_SR (Pin E7) and AGND (Pin E6 and Pin E8) ... 135 Rev. 0 | Page 2 of 136 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS REVISION HISTORY GENERAL DESCRIPTION SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Analog Input Buffer Controls and SFDR Optimization Dither Absolute Maximum Input Swing VOLTAGE REFERENCE DC OFFSET CALIBRATION CLOCK INPUT CONSIDERATIONS Clock Duty Cycle Considerations Input Clock Divider Input Clock Divider ½ Period Delay Adjust Clock Fine Delay and Superfine Delay Adjust Clock Coupling Considerations Clock Jitter Considerations POWER-DOWN/STANDBY MODE TEMPERATURE DIODE ADC OVERRANGE AND FAST DETECT ADC OVERRANGE FAST THRESHOLD DETECTION (FD_A AND FD_B) ADC APPLICATION MODES AND JESD204B Tx CONVERTER MAPPING PROGRAMMABLE FIR FILTERS SUPPORTED MODES PROGRAMMING INSTRUCTIONS DIGITAL DOWNCONVERTER (DDC) DDC I/Q INPUT SELECTION DDC I/Q OUTPUT SELECTION DDC GENERAL DESCRIPTION DDC Frequency Translation Stage (Optional) DDC Filtering Stage DDC Gain Stage (Optional) DDC Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION DDC Frequency Translation General Description Variable IF Mode 0 Hz IF (ZIF) Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode NCO FTW/POW/MAW/MAB Coherent Mode NCO Channel Selection Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization For these reasons, the AD9208 contains a synchronization triggering mechanism that allows the following: NCO Multichip Synchronization at Startup NCO Multichip Synchronization During Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS HB4 Filter Description HB3 Filter Description HB2 Filter Description HB1 Filter Description TB2 Filter Description TB1 Filter Description FB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC MIXED DECIMATION SETTINGS DDC EXAMPLE CONFIGURATIONS DDC POWER CONSUMPTION SIGNAL MONITOR SPORT OVER JESD204B DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop (PLL) fS × 4 MODE SETTING UP THE AD9208 DIGITAL INTERFACE Example 1—Full Bandwidth Mode Example 2—ADC with DDC Option (Two ADCs Plus Two DDCs) DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION NORMAL MODE TIMESTAMP MODE SYSREF INPUT SYSREF Control Features SYSREF± SETUP/HOLD WINDOW MONITOR LATENCY END TO END TOTAL LATENCY EXAMPLE LATENCY CALCULATIONS LMFC REFERENCED LATENCY TEST MODES ADC TEST MODES JESD204B BLOCK TEST MODES Transport Layer Sample Test Mode Interface Test Modes Data Link Layer Test Modes SERIAL PORT INTERFACE CONFIGURATION USING THE SPI HARDWARE INTERFACE SPI ACCESSIBLE FEATURES MEMORY MAP READING THE MEMORY MAP REGISTER TABLE Open and Reserved Locations Default Values Logic Levels Channel Specific Registers SPI Soft Reset MEMORY MAP REGISTER DETAILS APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS LAYOUT GUIDELINES AVDD1_SR (PIN E7) AND AGND (PIN E6 AND PIN E8) OUTLINE DIMENSIONS ORDERING GUIDE