Datasheet AD9280 (Analog Devices) - 3

FabricanteAnalog Devices
Descripción8-Bit, Complete, 32 MSPS A/D Converter
Páginas / Página25 / 3 — AD9280–SPECIFICATIONS (AVDD = +3 V, DRVDD = +3 V, FS = 32 MHz (50% Duty …
RevisiónE
Formato / tamaño de archivoPDF / 443 Kb
Idioma del documentoInglés

AD9280–SPECIFICATIONS (AVDD = +3 V, DRVDD = +3 V, FS = 32 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input

AD9280–SPECIFICATIONS (AVDD = +3 V, DRVDD = +3 V, FS = 32 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input

Línea de modelo para esta hoja de datos

Versión de texto del documento

AD9280–SPECIFICATIONS (AVDD = +3 V, DRVDD = +3 V, FS = 32 MHz (50% Duty Cycle), MODE = AVDD, 2 V Input Span from 0.5 V to 2.5 V, External Reference, TMIN to TMAX unless otherwise noted) Parameter Symbol Min Typ Max Units Condition
RESOLUTION 8 Bits CONVERSION RATE FS 32 MHz DC ACCURACY Differential Nonlinearity DNL ±0.2 ±1.0 LSB REFTS = 2.5 V, REFBS = 0.5 V Integral Nonlinearity INL ±0.3 ±1.5 LSB Offset Error E ± ZS 0.2 ±1.8 % FSR Gain Error E ± FS 1.2 ±3.9 % FSR REFERENCE VOLTAGES Top Reference Voltage REFTS 1 AVDD V Bottom Reference Voltage REFBS GND AVDD – 1 V Differential Reference Voltage 2 V p-p Reference Input Resistance1 10 kΩ REFTS, REFBS: MODE = AVDD 4.2 kΩ Between REFTF & REFBF: MODE = AVSS ANALOG INPUT Input Voltage Range AIN REFBS REFTS V REFBS Min = GND: REFTS Max = AVDD Input Capacitance CIN 1 pF Switched Aperture Delay tAP 4 ns Aperture Uncertainty (Jitter) tAJ 2 ps Input Bandwidth (–3 dB) BW Full Power (0 dB) 300 MHz DC Leakage Current 43 µA Input = ± FS INTERNAL REFERENCE Output Voltage (1 V Mode) VREF 1 V REFSENSE = VREF Output Voltage Tolerance (1 V Mode) ±10 ±25 mV Output Voltage (2 V Mode) VREF 2 V REFSENSE = GND Load Regulation (1 V Mode) 0.5 2 mV 1 mA Load Current POWER SUPPLY Operating Voltage AVDD 2.7 3 5.5 V DRVDD 2.7 3 5.5 V Supply Current IAVDD 31.7 36.7 mA AVDD = 3 V, MODE = AVSS Power Consumption PD 95 110 mW AVDD = DRVDD = 3 V, MODE = AVSS Power-Down 4 mW STBY = AVDD, MODE and CLOCK = AVSS Gain Error Power Supply Rejection PSRR 1 % FS DYNAMIC PERFORMANCE (AIN = 0.5 dBFS) Signal-to-Noise and Distortion SINAD f = 3.58 MHz 46.4 49 dB f = 16 MHz 48 dB Effective Bits f = 3.58 MHz 7.8 Bits f = 16 MHz 7.7 Bits Signal-to-Noise SNR f = 3.58 MHz 47.8 49 dB f = 16 MHz 48 dB Total Harmonic Distortion THD f = 3.58 MHz –62 –49.5 dB f = 16 MHz –58 dB Spurious Free Dynamic Range SFDR f = 3.58 MHz 66 51.4 dB f = 16 MHz 61 dB Differential Phase DP 0.2 Degree NTSC 40 IRE Mod Ramp Differential Gain DG 0.08 % –2– REV. E Document Outline FEATURES PRODUCT DESCRIPTION PRODUCT HIGHLIGHTS FUNCTIONAL BLOCK DIAGRAM AD9280-SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION PIN FUNCTION DESCRIPTIONS DEFINITIONS OF SPECIFICATIONS TYPICAL CHARACTERIZATION CURVES APPLYING THE AD9280 Theory of Operation Operational Modes Summary of Modes Voltage Reference Reference Buffer Analog Input Special Input and Reference Overview REFERENCE OPERATION Internal Reference Operation External Reference Operation STANDBY OPERATION CLAMP OPERATION Clamp Circuit Example DRIVING THE ANALOG INPUT DIFFERENTIAL INPUT OPERATION AD876-8 MODE OF OPERATION CLOCK INPUT DIGITAL INPUTS AND OUTPUTS APPLICATIONS Direct IF Down Conversion Using the AD9280 Grounding and Layout Rules Digital Outputs Three-State Outputs OUTLINE DIMENSIONS Ordering Guide REVISION HISTORY