Datasheet ADA4930-1/ADA4930-2 (Analog Devices)

FabricanteAnalog Devices
DescripciónUltralow Noise Drivers for Low Voltage ADCs
Páginas / Página25 / 1 — Ultralow Noise. Drivers for Low Voltage ADCs. Data Sheet. …
RevisiónD
Formato / tamaño de archivoPDF / 633 Kb
Idioma del documentoInglés

Ultralow Noise. Drivers for Low Voltage ADCs. Data Sheet. ADA4930-1/ADA4930-2. FEATURES. FUNCTIONAL BLOCK DIAGRAMS

Datasheet ADA4930-1/ADA4930-2 Analog Devices, Revisión: D

Línea de modelo para esta hoja de datos

Versión de texto del documento

Ultralow Noise Drivers for Low Voltage ADCs Data Sheet ADA4930-1/ADA4930-2 FEATURES FUNCTIONAL BLOCK DIAGRAMS S S S S Low input voltage noise: 1.2 nV/√Hz –V –V –V –V Low common-mode output: 0.9 V on single supply 16 15 14 13 Extremely low harmonic distortion –FB 1 ADA4930-1 12 PD −104 dBc HD2 at 10 MHz +IN 2 11 –OUT −79 dBc HD2 at 70 MHz –IN 3 10 +OUT −73 dBc HD2 at 100 MHz +FB 4 9 VOCM −101 dBc HD3 at 10 MHz 5 6 7 8 −82 dBc HD3 at 70 MHz
001
S S S S
9-
V V V V −75 dBc HD3 at 100 MHz + + + +
0920 Figure 1.
High speed 1 1 B1 S1 S1 1 UT −3 dB bandwidth of 1.35 GHz, G = 1 N +I –F –V –V PD –O Slew rate: 3400 V/μs, 25% to 75% 24 23 22 21 20 19 0.1 dB gain flatness to 380 MHz –IN1 1 18 +OUT1 Fast overdrive recovery of 1.5 ns +FB1 2 17 VOCM1 +V 3 16 –VS2 0.5 mV typical offset voltage S1 ADA4930-2 +V 15 –V S1 4 S2 Externally adjustable gain –FB2 5 14 PD2 Differential-to-differential or single-ended-to-differential +IN2 6 13 –OUT2 operation 7 8 9 10 11 12 Adjustable output common-mode voltage 2 2 2 N2 B S2 S2 M T
002
–I +V U +V Single-supply operation: 3.3 V or 5 V +F OCV +O
09209-
APPLICATIONS
Figure 2.
100 ADC drivers Single-ended-to-differential converters IF and baseband gain blocks Differential buffers 10 ) Line drivers √hz V/ (n GENERAL DESCRIPTION NV 1
The ADA4930-1/ADA4930-2 are very low noise, low distortion, high speed differential amplifiers. They are an ideal choice for driving 1.8 V high performance ADCs with resolutions up to 14 bits from dc to 70 MHz. The adjustable output common
0
mode allows the ADA4930-1/ADA4930-2 to match the input of
10 100 1k 10k 100k 1M 10M 100M
003 09-
FREQUENCY (Hz)
the ADC. The internal common-mode feedback loop provides 092 Figure 3. Voltage Noise Spectral Density exceptional output balance, suppression of even-order harmonic The low dc offset and excellent dynamic performance of the distortion products, and dc level translation. ADA4930-1/ADA4930-2 make them well suited for a wide With the ADA4930-1/ADA4930-2, differential gain configurations variety of data acquisition and signal processing applications. are easily realized with a simple external feedback network of The ADA4930-1 is available in a Pb-free, 3 mm × 3 mm 16-lead four resistors determining the closed-loop gain of the amplifier. LFCSP, and the ADA4930-2 is available in a Pb-free, 4 mm × 4 mm The ADA4930-1/ADA4930-2 are fabricated using Analog Devices, 24-lead LFCSP. The pinout has been optimized to facilitate printed Inc., proprietary silicon-germanium (SiGe), complementary circuit board (PCB) layout and minimize distortion. The bipolar process, enabling them to achieve very low levels of ADA4930-1 is specified to operate over the −40°C to +105°C distortion with an input voltage noise of only 1.2 nV/√Hz. temperature range, and the ADA4930-2 is specified to operate over the −40°C to +105°C temperature range for 3.3 V or 5 V supply voltages.
Rev. C Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Tel: 781.329.4700 ©2010–2017 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. Technical Support www.analog.com
Document Outline Features Applications General Description Functional Block Diagrams Revision History Specifications 3.3 V Operation 3.3 V VOCM to VO, cm Performance 3.3 V General Performance 5 V Operation 5 V VOCM to VO, cm Performance 5 V General Performance Absolute Maximum Ratings Thermal Resistance Maximum Power Dissipation ESD Caution Pin Configurations and Function Descriptions Typical Performance Characteristics Test Circuits Operational Description Definition of Terms Differential Voltage Common-Mode Voltage Balance Theory of Operation Analyzing an Application Circuit Setting the Closed-Loop Gain Estimating the Output Noise Voltage Impact of Mismatches in the Feedback Networks Input Common-Mode Voltage Range Minimum RG Value Setting the Output Common-Mode Voltage Calculating the Input Impedance for an Application Circuit Terminating a Single-Ended Input Terminating a Single-Ended Input in a Single-Supply Applications Input Common-Mode Adjustment with DC Biased Source Input Common-Mode Adjustment with Resistors Layout, Grounding, and Bypassing High Performance ADC Driving Outline Dimensions Ordering Guide