AD8341Data SheetComponentsFunctionDefault Conditions C2, C4, C7, Supply Decoupling. C2, C4, C7, C9, C14 = 0.1 μF C9, C14, C1, (Size 0603) C3, C8, C10, C1, C3, C8, C10 = 100 pF R2, R4, R5, R6 (Size 0603) R2, R4, R5, R6 = 0 Ω (Size 0603) R8, SW1 Output Disable Interface. The output stage of the AD8341 is disabled by applying a high R8 = 10 kΩ (Size 0603) voltage to the DSOP pin by moving SW1 to Position B. The output stage is enabled moving SW1 = SPDT (Position A, SW1 to Position A. The output disable function can also be exercised by applying an Output Enabled) external high or low voltage to the DSOP SMA connector with SW1 in Position A. IBBPIBBMR9C19R70.1 FVPGND(OPEN)(OPEN)TEST POINTTEST POINTR19 0W4W3C2R21C15R200.1 F00.1 F0R2VS0R14R11R154k2k44kC1100pFC12(OPEN)BSW1R8AC7C8R510kDSOP0.1 F100pFIFLPDSOP0VSVPRFIFLMIBBPIBBMVPS2CMOPT1C6L3CMRFCMOPC18ETC1-1-13100pF1.2nH100pFM/A-COMRFINRFOMAD8341RFINRFIPRFOPRFOPL4C5C171.2nH100pFL2L1CMRFCMOP100pF120nH120nHVPVPRFCMOPR4C4C3QFLPQFLMQBBPQBBMVPS2VPS2C1400.1 F100pF0.1 FVPC11C10R6C9(OPEN)100pF00.1 FR12R10R134k2k44kVSC160.1 FW2W1R17R180R1600R1R3(OPEN)C20 (OPEN) 0.1 FQBBPQBBM 04700-041 Figure 41. Evaluation Board Schematic Rev. B | Page 18 of 20 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION RF QUADRATURE GENERATOR I-Q ATTENUATORS AND BASEBAND AMPLIFIERS OUTPUT AMPLIFIER NOISE AND DISTORTION GAIN AND PHASE ACCURACY RF FREQUENCY RANGE APPLICATIONS INFORMATION USING THE AD8341 RF INPUT AND MATCHING RF OUTPUT AND MATCHING DRIVING THE I-Q BASEBAND CONTROLS INTERFACING TO HIGH SPEED DACs CDMA2000 APPLICATION WCDMA APPLICATION EVALUATION BOARD OUTLINE DIMENSIONS ORDERING GUIDE