Datasheet ADAU1701 (Analog Devices) - 2
| Fabricante | Analog Devices |
| Descripción | SigmaDSP 28/56-Bit Audio Processor with Two ADCs and Four DACs |
| Páginas / Página | 52 / 2 — ADAU1701. Data Sheet. TABLE OF CONTENTS |
| Revisión | C |
| Formato / tamaño de archivo | PDF / 1.1 Mb |
| Idioma del documento | Inglés |
ADAU1701. Data Sheet. TABLE OF CONTENTS
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 3 link to page 4 link to page 5 link to page 5 link to page 6 link to page 6 link to page 6 link to page 6 link to page 7 link to page 7 link to page 10 link to page 10 link to page 10 link to page 11 link to page 14 link to page 15 link to page 16 link to page 17 link to page 17 link to page 17 link to page 17 link to page 17 link to page 18 link to page 18 link to page 19 link to page 20 link to page 21 link to page 22 link to page 23 link to page 26 link to page 27 link to page 29 link to page 29 link to page 29 link to page 30 link to page 30 link to page 30 link to page 30 link to page 30 link to page 32 link to page 34 link to page 34 link to page 35 link to page 36 link to page 36 link to page 37 link to page 37 link to page 37 link to page 38 link to page 39 link to page 40 link to page 41 link to page 42 link to page 42 link to page 43 link to page 43 link to page 43 link to page 44 link to page 45 link to page 45 link to page 45 link to page 45 link to page 48 link to page 48 link to page 48 link to page 49 link to page 49 link to page 50 link to page 51 link to page 52 link to page 52
ADAU1701 Data Sheet TABLE OF CONTENTS
Features .. 1 RAMs and Registers ... 30 Applications ... 1 Address Maps .. 30 General Description ... 1 Parameter RAM .. 30 Revision History ... 3 Data RAM ... 30 Functional Block Diagram .. 4 Read/Write Data Formats ... 30 Specifications ... 5 Control Register Map ... 32 Analog Performance .. 5 Control Register Details .. 34 Digital Input/Output .. 6 2048 to 2055 (0x0800 to 0x0807)—Interface Registers ... 34 Power .. 6 2056 (0x0808)—GPIO Pin Setting Register ... 35 Temperature Range .. 6 2057 to 2060 (0x0809 to 0x080C)—Auxiliary ADC Data PLL and Oscillator .. 6 Registers ... 36 Regulator .. 7 2064 to 2068 (0x0810 to 0x0814)—Safeload Data Registers 37 Digital Timing Specifications ... 7 2069 to 2073 (0x0815 to 0x819)—Safeload Address Registers ... 37 Absolute Maximum Ratings .. 10 2074 to 2075 (0x081A to 0x081B)—Data Capture Registers 38 Thermal Resistance .. 10 2076 (0x081C)—DSP Core Control Register ... 39 ESD Caution .. 10 2078 (0x081E)—Serial Output Control Register ... 40 Pin Configuration and Function Descriptions ... 11 2079 (0x081F)—Serial Input Control Register ... 41 Typical Performance Characteristics ... 14 2080 to 2081 (0x0820 to 0x0821)—Multipurpose Pin System Block Diagram ... 15 Configuration Registers ... 42 Theory of Operation .. 16 2082 (0x0822)—Auxiliary ADC and Power Control .. 43 Initialization .. 17 2084 (0x0824)—Auxiliary ADC Enable .. 43 Power-Up Sequence ... 17 2086 (0x0826)—Oscillator Power-Down .. 43 Control Registers Setup ... 17 2087 (0x0827)—DAC Setup .. 44 Recommended Program/Parameter Loading Procedure ... 17 Multipurpose Pins .. 45 Power Reduction Modes .. 17 Auxiliary ADC .. 45 Using the Oscillator .. 18 General-Purpose Input/Output Pins ... 45 Setting Master Clock/PLL Mode .. 18 Serial Data Input/Output Ports .. 45 Voltage Regulator ... 19 Layout Recommendations ... 48 Audio ADCs .. 20 Parts Placement .. 48 Audio DACs .. 21 Grounding ... 48 Control Ports ... 22 Typical Application Schematics .. 49 I2C Port .. 23 Self-Boot Mode ... 49 SPI Port .. 26 I2C Control .. 50 Self-Boot .. 27 SPI Control .. 51 Signal Processing .. 29 Outline Dimensions ... 52 Numeric Formats .. 29 Ordering Guide .. 52 Programming .. 29 Rev. C | Page 2 of 52 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ANALOG PERFORMANCE DIGITAL INPUT/OUTPUT POWER TEMPERATURE RANGE PLL AND OSCILLATOR REGULATOR DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS SYSTEM BLOCK DIAGRAM THEORY OF OPERATION INITIALIZATION POWER-UP SEQUENCE CONTROL REGISTERS SETUP DSP Core Control Register (Address 2076) DAC Setup Register (Address 2087) RECOMMENDED PROGRAM/PARAMETER LOADING PROCEDURE POWER REDUCTION MODES USING THE OSCILLATOR SETTING MASTER CLOCK/PLL MODE VOLTAGE REGULATOR AUDIO ADCs AUDIO DACs CONTROL PORTS I2C PORT Addressing I2C Read and Write Operations SPI PORT Chip Address R/ Subaddress Data Bytes SELF-BOOT EEPROM Format Writeback SIGNAL PROCESSING NUMERIC FORMATS Numerical Format: 5.23 PROGRAMMING RAMS AND REGISTERS ADDRESS MAPS PARAMETER RAM Direct Read/Write Safeload Write DATA RAM READ/WRITE DATA FORMATS CONTROL REGISTER MAP CONTROL REGISTER DETAILS 2048 TO 2055 (0x0800 TO 0x0807)—INTERFACE REGISTERS 2056 (0x0808)—GPIO PIN SETTING REGISTER 2057 TO 2060 (0x0809 TO 0x080C)—AUXILIARY ADC DATA REGISTERS 2064 TO 2068 (0x0810 TO 0x0814)—SAFELOAD DATA REGISTERS 2069 TO 2073 (0x0815 TO 0x819)—SAFELOAD ADDRESS REGISTERS 2074 TO 2075 (0x081A TO 0x081B)—DATA CAPTURE REGISTERS 2076 (0x081C)—DSP CORE CONTROL REGISTER 2078 (0x081E)—SERIAL OUTPUT CONTROL REGISTER 2079 (0x081F)—SERIAL INPUT CONTROL REGISTER 2080 TO 2081 (0x0820 TO 0x0821)—MULTIPURPOSE PIN CONFIGURATION REGISTERS 2082 (0x0822)—AUXILIARY ADC AND POWER CONTROL 2084 (0x0824)—AUXILIARY ADC ENABLE 2086 (0x0826)—OSCILLATOR POWER-DOWN 2087 (0x0827)—DAC SETUP MULTIPURPOSE PINS AUXILIARY ADC GENERAL-PURPOSE INPUT/OUTPUT PINS SERIAL DATA INPUT/OUTPUT PORTS LAYOUT RECOMMENDATIONS PARTS PLACEMENT GROUNDING TYPICAL APPLICATION SCHEMATICS SELF-BOOT MODE I2C CONTROL SPI CONTROL OUTLINE DIMENSIONS ORDERING GUIDE
ADAU1701 Data Sheet TABLE OF CONTENTS
Features .. 1 RAMs and Registers ... 30 Applications ... 1 Address Maps .. 30 General Description ... 1 Parameter RAM .. 30 Revision History ... 3 Data RAM ... 30 Functional Block Diagram .. 4 Read/Write Data Formats ... 30 Specifications ... 5 Control Register Map ... 32 Analog Performance .. 5 Control Register Details .. 34 Digital Input/Output .. 6 2048 to 2055 (0x0800 to 0x0807)—Interface Registers ... 34 Power .. 6 2056 (0x0808)—GPIO Pin Setting Register ... 35 Temperature Range .. 6 2057 to 2060 (0x0809 to 0x080C)—Auxiliary ADC Data PLL and Oscillator .. 6 Registers ... 36 Regulator .. 7 2064 to 2068 (0x0810 to 0x0814)—Safeload Data Registers 37 Digital Timing Specifications ... 7 2069 to 2073 (0x0815 to 0x819)—Safeload Address Registers ... 37 Absolute Maximum Ratings .. 10 2074 to 2075 (0x081A to 0x081B)—Data Capture Registers 38 Thermal Resistance .. 10 2076 (0x081C)—DSP Core Control Register ... 39 ESD Caution .. 10 2078 (0x081E)—Serial Output Control Register ... 40 Pin Configuration and Function Descriptions ... 11 2079 (0x081F)—Serial Input Control Register ... 41 Typical Performance Characteristics ... 14 2080 to 2081 (0x0820 to 0x0821)—Multipurpose Pin System Block Diagram ... 15 Configuration Registers ... 42 Theory of Operation .. 16 2082 (0x0822)—Auxiliary ADC and Power Control .. 43 Initialization .. 17 2084 (0x0824)—Auxiliary ADC Enable .. 43 Power-Up Sequence ... 17 2086 (0x0826)—Oscillator Power-Down .. 43 Control Registers Setup ... 17 2087 (0x0827)—DAC Setup .. 44 Recommended Program/Parameter Loading Procedure ... 17 Multipurpose Pins .. 45 Power Reduction Modes .. 17 Auxiliary ADC .. 45 Using the Oscillator .. 18 General-Purpose Input/Output Pins ... 45 Setting Master Clock/PLL Mode .. 18 Serial Data Input/Output Ports .. 45 Voltage Regulator ... 19 Layout Recommendations ... 48 Audio ADCs .. 20 Parts Placement .. 48 Audio DACs .. 21 Grounding ... 48 Control Ports ... 22 Typical Application Schematics .. 49 I2C Port .. 23 Self-Boot Mode ... 49 SPI Port .. 26 I2C Control .. 50 Self-Boot .. 27 SPI Control .. 51 Signal Processing .. 29 Outline Dimensions ... 52 Numeric Formats .. 29 Ordering Guide .. 52 Programming .. 29 Rev. C | Page 2 of 52 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS ANALOG PERFORMANCE DIGITAL INPUT/OUTPUT POWER TEMPERATURE RANGE PLL AND OSCILLATOR REGULATOR DIGITAL TIMING SPECIFICATIONS Digital Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS SYSTEM BLOCK DIAGRAM THEORY OF OPERATION INITIALIZATION POWER-UP SEQUENCE CONTROL REGISTERS SETUP DSP Core Control Register (Address 2076) DAC Setup Register (Address 2087) RECOMMENDED PROGRAM/PARAMETER LOADING PROCEDURE POWER REDUCTION MODES USING THE OSCILLATOR SETTING MASTER CLOCK/PLL MODE VOLTAGE REGULATOR AUDIO ADCs AUDIO DACs CONTROL PORTS I2C PORT Addressing I2C Read and Write Operations SPI PORT Chip Address R/ Subaddress Data Bytes SELF-BOOT EEPROM Format Writeback SIGNAL PROCESSING NUMERIC FORMATS Numerical Format: 5.23 PROGRAMMING RAMS AND REGISTERS ADDRESS MAPS PARAMETER RAM Direct Read/Write Safeload Write DATA RAM READ/WRITE DATA FORMATS CONTROL REGISTER MAP CONTROL REGISTER DETAILS 2048 TO 2055 (0x0800 TO 0x0807)—INTERFACE REGISTERS 2056 (0x0808)—GPIO PIN SETTING REGISTER 2057 TO 2060 (0x0809 TO 0x080C)—AUXILIARY ADC DATA REGISTERS 2064 TO 2068 (0x0810 TO 0x0814)—SAFELOAD DATA REGISTERS 2069 TO 2073 (0x0815 TO 0x819)—SAFELOAD ADDRESS REGISTERS 2074 TO 2075 (0x081A TO 0x081B)—DATA CAPTURE REGISTERS 2076 (0x081C)—DSP CORE CONTROL REGISTER 2078 (0x081E)—SERIAL OUTPUT CONTROL REGISTER 2079 (0x081F)—SERIAL INPUT CONTROL REGISTER 2080 TO 2081 (0x0820 TO 0x0821)—MULTIPURPOSE PIN CONFIGURATION REGISTERS 2082 (0x0822)—AUXILIARY ADC AND POWER CONTROL 2084 (0x0824)—AUXILIARY ADC ENABLE 2086 (0x0826)—OSCILLATOR POWER-DOWN 2087 (0x0827)—DAC SETUP MULTIPURPOSE PINS AUXILIARY ADC GENERAL-PURPOSE INPUT/OUTPUT PINS SERIAL DATA INPUT/OUTPUT PORTS LAYOUT RECOMMENDATIONS PARTS PLACEMENT GROUNDING TYPICAL APPLICATION SCHEMATICS SELF-BOOT MODE I2C CONTROL SPI CONTROL OUTLINE DIMENSIONS ORDERING GUIDE