Datasheet ADP7185 (Analog Devices) - 3

FabricanteAnalog Devices
Descripción-500 mA, Ultralow Noise, High PSRR, Low Dropout Linear Regulator
Páginas / Página19 / 3 — Data Sheet. ADP7185. SPECIFICATIONS. Table 1. Parameter. Symbol. Test …
Formato / tamaño de archivoPDF / 855 Kb
Idioma del documentoInglés

Data Sheet. ADP7185. SPECIFICATIONS. Table 1. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet ADP7185 SPECIFICATIONS Table 1 Parameter Symbol Test Conditions/Comments Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4
Data Sheet ADP7185 SPECIFICATIONS
VIN = (VOUT − 0.5 V) or −2 V (whichever is more negative), EN = VIN, IOUT = −10 mA, CIN = COUT = 4.7 μF, CAFB = 10 nF, CA = CREG = 1 μF, TA = 25°C for typical specifications, and TJ = −40°C to +125°C for minimum/maximum specifications, unless otherwise noted.
Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
INPUT VOLTAGE RANGE VIN −2.0 −5.5 V LOAD CURRENT ILOAD −500 mA OPERATING SUPPLY CURRENT IGND IOUT = 0 μA −0.6 −0.90 mA IOUT = −500 mA −5.5 −7.0 mA SHUTDOWN CURRENT IGND-SD EN = GND, VIN = −5.5 V −2 −7 μA OUTPUT NOISE1 OUTNOISE 10 Hz to 100 kHz, CAFB = 1 nF 7 μV rms 10 Hz to 100 kHz, CAFB = 10 nF 5 μV rms 100 Hz to 100 kHz, CAFB = 1 nF 6 μV rms 100 Hz to 100 kHz, CAFB = 10 nF 4 μV rms NOISE SPECTRAL DENSITY1 OUTNSD 100 Hz, CAFB = 1 nF 300 nV/√Hz 100 Hz, CAFB = 10 nF 100 nV/√Hz 10 kHz to 1 MHz, CAFB=1 nF to 1 μF 20 nV/√Hz POWER SUPPLY REJECTION RATIO1 PSRR IOUT = −500 mA, VOUT = −3.3 V, VIN = −3.8 V At 1 kHz 80 dB At 10 kHz 68 dB At 100 kHz 50 dB At 1 MHz 40 dB OUTPUT VOLTAGE VOUT –0.5 –4.5 V Accuracy IOUT = −10 mA, TA = 25°C –0.5 +0.5 % −1 mA < IOUT < −500 mA, VIN = (VOUT − 0.5 V) –2.2 +2.2 % to −5.5 V OUTPUT VOLTAGE REFERENCE FEEDBACK VAFB Adjustable model voltage reference −0.489 −0.5 −0.511 V VAFB Accuracy Adjustable model, −1 mA < IOUT < −500 mA, −2.2 +2.2 % VIN = (VOUT − 0.5 V) to −5.5 V LINE REGULATION ΔVOUT/∆VIN VIN = (VOUT − 0.5 V) to −5.5 V −0.1 +0.3 %/V LOAD REGULATION2 ∆VOUT/∆IOUT IOUT = −1 mA to −500 mA 0.6 1.8 %/A INPUT BIAS CURRENT SENSE SENSEI-BIAS −1 mA < IOUT < −500 mA, VIN = (VOUT − 0.5 V) −10 nA to −5.5 V VAFB VAFB-BIAS −1 mA < IOUT < −500 mA, VIN = (VOUT − 0.5 V) −10 nA to −5.5 V DROPOUT VOLTAGE3 VDROPOUT IOUT = −100 mA −30 −60 mV IOUT = −500 mA −190 −360 mV PULL-DOWN RESISTANCE VEN = 0 V Output Voltage VOUT-PULL VOUT = −1 V 280 Ω Regulated Input Supply Voltage VREG-PULL VREG = −1 V 1.3 kΩ Low-Noise Reference Voltage VA-PULL VA = −1 V 61 Ω START-UP TIME4 TSTART-UP VOUT = −4.5 V, CAFB = 1 nF, CA = 1 μF 15 ms VOUT = −4.5 V, CAFB = 10 nF, CA = 1 μF 55 ms VOUT = −1.2 V, CAFB = 1 nF, CA = 1 μF 4 ms VOUT = −1.2 V, CAFB = 10 nF, CA = 1 μF 10 ms VOUT = −0.5 V, no CAFB, CA = 1 μF 1.5 ms CURRENT-LIMIT THRESHOLD5 ILIMIT −600 −900 −1100 mA THERMAL SHUTDOWN Threshold TSSD TJ rising 150 °C Hysteresis TSSD-HYS 15 °C Rev. 0 | Page 3 of 19 Document Outline FEATURES APPLICATIONS TYPICAL APPLICATION CIRCUITS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS INPUT AND OUTPUT CAPACITOR RECOMMENDED SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION ADJUSTABLE MODE OPERATION ENABLE PIN OPERATION START-UP TIME APPLICATIONS INFORMATION ADIsimPOWER DESIGN TOOL CAPACITOR SELECTION Output Capacitor Input Bypass Capacitor CA and CAFB Capacitors Input and Output Capacitor Properties UNDERVOLTAGE LOCKOUT (UVLO) CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION THERMAL CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE