Datasheet AD9213 (Analog Devices) - 2
| Fabricante | Analog Devices |
| Descripción | 12-Bit, 10.25 GSPS, JESD204B, RF Analog-to-Digital Converter |
| Páginas / Página | 97 / 2 — AD9213. Preliminary Technical Data. TABLE OF CONTENTS |
| Revisión | PrG |
| Formato / tamaño de archivo | PDF / 1.8 Mb |
| Idioma del documento | Inglés |
AD9213. Preliminary Technical Data. TABLE OF CONTENTS
Línea de modelo para esta hoja de datos
Versión de texto del documento
link to page 1 link to page 1 link to page 1 link to page 3 link to page 3 link to page 4 link to page 5 link to page 6 link to page 7 link to page 9 link to page 9 link to page 9 link to page 10 link to page 13 link to page 13 link to page 14 link to page 15 link to page 18 link to page 18 link to page 18 link to page 19 link to page 19 link to page 20 link to page 21 link to page 21 link to page 22 link to page 22 link to page 24 link to page 31 link to page 36 link to page 36 link to page 37 link to page 41 link to page 41 link to page 41 link to page 42 link to page 42 link to page 44 link to page 46 link to page 49 link to page 49 link to page 49 link to page 51 link to page 51 link to page 51 link to page 52 link to page 52 link to page 52 link to page 53 link to page 53 link to page 53 link to page 53 link to page 53 link to page 58 link to page 60 link to page 61 link to page 74 link to page 86 link to page 93 link to page 93 link to page 93 link to page 96 link to page 96 link to page 97
AD9213 Preliminary Technical Data TABLE OF CONTENTS
Features .. 1 Introduction to the JESD204B Interface ... 41 General Description ... 1 JESD204B Overview .. 41 Functional Block Diagram .. 1 Functional Overview ... 42 Specifications ... 3 JESD204B Link Establishment ... 42 DC Specifications ... 3 Physical Layer (Driver) Outputs .. 44 AC Specifications .. 4 Setting Up the AD9213 Digital Interface .. 46 Digital Specifications ... 5 Deterministic Latency .. 49 Switching Specifications .. 6 Subclass 0 Operation .. 49 Timing Specifications .. 7 Subclass 1 Operation .. 49 Absolute Maximum Ratings .. 9 Multichip Synchronization .. 51 Thermal Characteristics .. 9 Sampled SYSREF Mode ... 51 ESD Caution .. 9 Averaged SYSREF Mode .. 51 Pin Configuration and Function Descriptions ... 10 Test Modes ... 52 Typical Performance Characteristics ... 13 JESD204B Test Modes ... 52 AD9213-6G ... 13 Serial Port Interface ... 52 AD9213-10G ... 14 Memory Map .. 53 Equivalent Circuits ... 15 Reading the Memory Map Register Tables ... 53 Theory of Operation .. 18 Register Details: System Control Signals ADC Architecture .. 18 (SPI_ONLY_REGMAP) .. 53 Analog Input Considerations .. 18 Register Details: (USER_CTRL) .. 53 Voltage Reference ... 19 Register Details: (AD9213_CUST_SPI_REGMAP) .. 58 Clock Input Considerations .. 19 Register Details: (MAIN_REGMAP) .. 60 TMU ... 20 Register Details: JTX_QBF register ... 61 ADC Fast Detect ... 21 Register Details: DIG_DP_REGMAP ... 74 Fast Threshold Detection (FD) ... 21 Register Details: (AD9213_CUST_REG) ... 86 Digital Downconverter .. 22 Register Details: LCPLL_28NM Register .. 93 DDC General Description .. 22 Register Details: JESD204B Register Map for Four Channels (JTX_28NM_16CH) .. 93 DDC Frequency Translation ... 24 Applications Information .. 96 DDC Decimation Filters .. 31 Power Supply Recommendations ... 96 DDC Gain Stage ... 36 Outline Dimensions ... 97 DDC Complex to Real Conversion .. 36 DDC Example Configurations ... 37 Digital Outputs ... 41 Rev. PrG | Page 2 of 97 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS AD9213-6G AD9213-10G EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Input Overvoltage Clamp VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Synthesis Clock Jitter Considerations Power-Down/Standby Mode Temperature Diode and Sensor TMU ADC FAST DETECT FAST THRESHOLD DETECTION (FD) DIGITAL DOWNCONVERTER DDC GENERAL DESCRIPTION Frequency Translation Stage (Optional) Filtering Stage Gain Stage (Optional) Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION Variable IF Mode ZIF Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode Example Calculation NCO FTW/POW/MAW/MAB Coherent Mode Example Calculation NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Profile Select Timer Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization during Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS M2_HB7 Filter Description M2_HB6 Filter Description M2_HB5 Filter Description M2_HB4 Filter Description M2_HB3 Filter Description M2_HB2 Filter Description M2_HB1 Filter Description M1_TB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC EXAMPLE CONFIGURATIONS DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop SETTING UP THE AD9213 DIGITAL INTERFACE JESD204B Transport Layer Settings Serial Line Rates K Settings DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION SAMPLED SYSREF MODE AVERAGED SYSREF MODE TEST MODES JESD204B TEST MODES SERIAL PORT INTERFACE MEMORY MAP READING THE MEMORY MAP REGISTER TABLES Open and Reserved Locations Default Values Logic Levels SPI Soft Reset REGISTER DETAILS: SYSTEM CONTROL SIGNALS (SPI_ONLY_REGMAP) REGISTER DETAILS: (USER_CTRL) REGISTER DETAILS: (AD9213_CUST_SPI_REGMAP) REGISTER DETAILS: (MAIN_REGMAP) REGISTER DETAILS: JTX_QBF REGISTER REGISTER DETAILS: DIG_DP_REGMAP REGISTER DETAILS: (AD9213_CUST_REG) REGISTER DETAILS: LCPLL_28NM REGISTER REGISTER DETAILS: JESD204B REGISTER MAP FOR FOUR CHANNELS (JTX_28NM_16CH) APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS OUTLINE DIMENSIONS
AD9213 Preliminary Technical Data TABLE OF CONTENTS
Features .. 1 Introduction to the JESD204B Interface ... 41 General Description ... 1 JESD204B Overview .. 41 Functional Block Diagram .. 1 Functional Overview ... 42 Specifications ... 3 JESD204B Link Establishment ... 42 DC Specifications ... 3 Physical Layer (Driver) Outputs .. 44 AC Specifications .. 4 Setting Up the AD9213 Digital Interface .. 46 Digital Specifications ... 5 Deterministic Latency .. 49 Switching Specifications .. 6 Subclass 0 Operation .. 49 Timing Specifications .. 7 Subclass 1 Operation .. 49 Absolute Maximum Ratings .. 9 Multichip Synchronization .. 51 Thermal Characteristics .. 9 Sampled SYSREF Mode ... 51 ESD Caution .. 9 Averaged SYSREF Mode .. 51 Pin Configuration and Function Descriptions ... 10 Test Modes ... 52 Typical Performance Characteristics ... 13 JESD204B Test Modes ... 52 AD9213-6G ... 13 Serial Port Interface ... 52 AD9213-10G ... 14 Memory Map .. 53 Equivalent Circuits ... 15 Reading the Memory Map Register Tables ... 53 Theory of Operation .. 18 Register Details: System Control Signals ADC Architecture .. 18 (SPI_ONLY_REGMAP) .. 53 Analog Input Considerations .. 18 Register Details: (USER_CTRL) .. 53 Voltage Reference ... 19 Register Details: (AD9213_CUST_SPI_REGMAP) .. 58 Clock Input Considerations .. 19 Register Details: (MAIN_REGMAP) .. 60 TMU ... 20 Register Details: JTX_QBF register ... 61 ADC Fast Detect ... 21 Register Details: DIG_DP_REGMAP ... 74 Fast Threshold Detection (FD) ... 21 Register Details: (AD9213_CUST_REG) ... 86 Digital Downconverter .. 22 Register Details: LCPLL_28NM Register .. 93 DDC General Description .. 22 Register Details: JESD204B Register Map for Four Channels (JTX_28NM_16CH) .. 93 DDC Frequency Translation ... 24 Applications Information .. 96 DDC Decimation Filters .. 31 Power Supply Recommendations ... 96 DDC Gain Stage ... 36 Outline Dimensions ... 97 DDC Complex to Real Conversion .. 36 DDC Example Configurations ... 37 Digital Outputs ... 41 Rev. PrG | Page 2 of 97 Document Outline FEATURES GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM TABLE OF CONTENTS SPECIFICATIONS DC SPECIFICATIONS AC SPECIFICATIONS DIGITAL SPECIFICATIONS SWITCHING SPECIFICATIONS TIMING SPECIFICATIONS Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL CHARACTERISTICS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS AD9213-6G AD9213-10G EQUIVALENT CIRCUITS THEORY OF OPERATION ADC ARCHITECTURE ANALOG INPUT CONSIDERATIONS Differential Input Configurations Input Common Mode Input Overvoltage Clamp VOLTAGE REFERENCE CLOCK INPUT CONSIDERATIONS Clock Synthesis Clock Jitter Considerations Power-Down/Standby Mode Temperature Diode and Sensor TMU ADC FAST DETECT FAST THRESHOLD DETECTION (FD) DIGITAL DOWNCONVERTER DDC GENERAL DESCRIPTION Frequency Translation Stage (Optional) Filtering Stage Gain Stage (Optional) Complex to Real Conversion Stage (Optional) DDC FREQUENCY TRANSLATION Variable IF Mode ZIF Mode fS/4 Hz IF Mode Test Mode DDC NCO Description DDC NCO Programmable Modulus Mode DDC NCO Coherent Mode NCO FTW/POW/MAW/MAB Description NCO FTW/POW/MAW/MAB Programmable Modulus Mode Example Calculation NCO FTW/POW/MAW/MAB Coherent Mode Example Calculation NCO Channel Selection GPIO Level Control Mode GPIO Edge Control Mode Profile Select Timer Mode Register Map Mode Setting Up the Multichannel NCO Feature NCO Synchronization NCO Multichip Synchronization NCO Multichip Synchronization at Startup NCO Multichip Synchronization during Normal Operation DDC Mixer Description DDC NCO + Mixer Loss and SFDR DDC DECIMATION FILTERS M2_HB7 Filter Description M2_HB6 Filter Description M2_HB5 Filter Description M2_HB4 Filter Description M2_HB3 Filter Description M2_HB2 Filter Description M2_HB1 Filter Description M1_TB2 Filter Description DDC GAIN STAGE DDC COMPLEX TO REAL CONVERSION DDC EXAMPLE CONFIGURATIONS DIGITAL OUTPUTS INTRODUCTION TO THE JESD204B INTERFACE JESD204B OVERVIEW FUNCTIONAL OVERVIEW Transport Layer Data Link Layer Physical Layer JESD204B LINK ESTABLISHMENT Code Group Synchronization (CGS) and SYNCINB± Initial Lane Alignment Sequence (ILAS) User Data and Error Detection 8-Bit/10-Bit Encoder PHYSICAL LAYER (DRIVER) OUTPUTS Digital Outputs, Timing, and Controls De-Emphasis Phase-Locked Loop SETTING UP THE AD9213 DIGITAL INTERFACE JESD204B Transport Layer Settings Serial Line Rates K Settings DETERMINISTIC LATENCY SUBCLASS 0 OPERATION SUBCLASS 1 OPERATION Deterministic Latency Requirements Setting Deterministic Latency Registers MULTICHIP SYNCHRONIZATION SAMPLED SYSREF MODE AVERAGED SYSREF MODE TEST MODES JESD204B TEST MODES SERIAL PORT INTERFACE MEMORY MAP READING THE MEMORY MAP REGISTER TABLES Open and Reserved Locations Default Values Logic Levels SPI Soft Reset REGISTER DETAILS: SYSTEM CONTROL SIGNALS (SPI_ONLY_REGMAP) REGISTER DETAILS: (USER_CTRL) REGISTER DETAILS: (AD9213_CUST_SPI_REGMAP) REGISTER DETAILS: (MAIN_REGMAP) REGISTER DETAILS: JTX_QBF REGISTER REGISTER DETAILS: DIG_DP_REGMAP REGISTER DETAILS: (AD9213_CUST_REG) REGISTER DETAILS: LCPLL_28NM REGISTER REGISTER DETAILS: JESD204B REGISTER MAP FOR FOUR CHANNELS (JTX_28NM_16CH) APPLICATIONS INFORMATION POWER SUPPLY RECOMMENDATIONS OUTLINE DIMENSIONS