Datasheet PT7C4363BQ (Diodes) - 10
| Fabricante | Diodes |
| Descripción | Automotive Real Time Clock |
| Páginas / Página | 23 / 10 — PT7C4363BQ. Registers. 1. Allocation of Registers. www.diodes.com |
| Formato / tamaño de archivo | PDF / 911 Kb |
| Idioma del documento | Inglés |
PT7C4363BQ. Registers. 1. Allocation of Registers. www.diodes.com
Línea de modelo para esta hoja de datos
Versión de texto del documento
PT7C4363BQ Registers 1. Allocation of Registers
Addr. Function (time range Register definition (hex) *1 BCD format) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 00 Control/status 1 TEST1*2 - STOP*3 - TESTC*4 - - - 01 Control/status 2 - - - TI/TP*5 AF*6 TF*6 AIE*7 TIE*7 02 Seconds (00-59) OSF*8 S40 S20 S10 S8 S4 S2 S1 03 Minutes (00-59) × M40 M20 M10 M8 M4 M2 M1 04 Hours (00-23) × × H20 H10 H8 H4 H2 H1 05 Dates (01-31) × × D20 D10 D8 D4 D2 D1 06 Days of the week (00-06) × × × × × W4 W2 W1 07 Months (01-12) Century × × MO10 MO8 MO4 MO2 MO1 08 Years (00-99) Y80 Y40 Y20 Y10 Y8 Y4 Y2 Y1 09 Alarm: Minutes (00-59) AE*9 M40 M20 M10 M8 M4 M2 M1 0A Alarm: Hours (01-12) AE*9 × H20 H10 H8 H4 H2 H1 0B Alarm: Dates (01-31) AE*9 × D20 D10 D8 D4 D2 D1 0C Alarm: Weekday (00-06) AE*9 × × × × W4 W2 W1 0D SQW control SQWE × × × × × RS1 RS0 0E Timer control TE*10 × × × × × TD1*11 TD0*11 0F Timer Timer count down value Caution points: *1. PT7C4363BQ uses 8 bits for address. For excess 0FH address, PT7C4363BQ will not respond. *2. EXT_CLK test mode select bit. *3. When the bit is logic 1, time count chain stops but oscillator still runs. *4. Power-on reset override enable bit. *5. Timer interrupt output select bit. *6. Alarm and timer interrupt flag bits. *7. Alarm and timer interrupt enable bits. *8. Oscillator fail indicates. Indicate clock integrity. *9. Alarm enable bit. Alarm will be active when related time is matching if AE = 0. *10. Timer enable bit. *11. Timer source clock frequency select. *12. All bits marked with "×" are not implemented. All bits marked with "-" are not used bits and should always be written with logic 0. If read them, they could be logic 0 or 1. PT7C4363BQ
www.diodes.com
July 2019 Document Number DS42042 Rev 1-2 10
© Diodes Incorporated Document Outline Features Description Pin Configuration Pin Description Function Block Maximum Ratings Recommended Operating Conditions DC Electrical Characteristics AC Electrical Characteristics Recommended Layout for Crystal Cpar is all parasitical capacitor between X1 and X2. Crystal Specifications Function Description Overview of Functions Registers Control and Status Register Time Counter Days of the Week Counter Calendar Counter AE W4 Communication I2C Bus Interface Overview of I2C-BUS System Configuration Starting and Stopping I2C Bus Communications Slave Address Part Marking Mechanical Information
Addr. Function (time range Register definition (hex) *1 BCD format) Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 00 Control/status 1 TEST1*2 - STOP*3 - TESTC*4 - - - 01 Control/status 2 - - - TI/TP*5 AF*6 TF*6 AIE*7 TIE*7 02 Seconds (00-59) OSF*8 S40 S20 S10 S8 S4 S2 S1 03 Minutes (00-59) × M40 M20 M10 M8 M4 M2 M1 04 Hours (00-23) × × H20 H10 H8 H4 H2 H1 05 Dates (01-31) × × D20 D10 D8 D4 D2 D1 06 Days of the week (00-06) × × × × × W4 W2 W1 07 Months (01-12) Century × × MO10 MO8 MO4 MO2 MO1 08 Years (00-99) Y80 Y40 Y20 Y10 Y8 Y4 Y2 Y1 09 Alarm: Minutes (00-59) AE*9 M40 M20 M10 M8 M4 M2 M1 0A Alarm: Hours (01-12) AE*9 × H20 H10 H8 H4 H2 H1 0B Alarm: Dates (01-31) AE*9 × D20 D10 D8 D4 D2 D1 0C Alarm: Weekday (00-06) AE*9 × × × × W4 W2 W1 0D SQW control SQWE × × × × × RS1 RS0 0E Timer control TE*10 × × × × × TD1*11 TD0*11 0F Timer Timer count down value Caution points: *1. PT7C4363BQ uses 8 bits for address. For excess 0FH address, PT7C4363BQ will not respond. *2. EXT_CLK test mode select bit. *3. When the bit is logic 1, time count chain stops but oscillator still runs. *4. Power-on reset override enable bit. *5. Timer interrupt output select bit. *6. Alarm and timer interrupt flag bits. *7. Alarm and timer interrupt enable bits. *8. Oscillator fail indicates. Indicate clock integrity. *9. Alarm enable bit. Alarm will be active when related time is matching if AE = 0. *10. Timer enable bit. *11. Timer source clock frequency select. *12. All bits marked with "×" are not implemented. All bits marked with "-" are not used bits and should always be written with logic 0. If read them, they could be logic 0 or 1. PT7C4363BQ
www.diodes.com
July 2019 Document Number DS42042 Rev 1-2 10
© Diodes Incorporated Document Outline Features Description Pin Configuration Pin Description Function Block Maximum Ratings Recommended Operating Conditions DC Electrical Characteristics AC Electrical Characteristics Recommended Layout for Crystal Cpar is all parasitical capacitor between X1 and X2. Crystal Specifications Function Description Overview of Functions Registers Control and Status Register Time Counter Days of the Week Counter Calendar Counter AE W4 Communication I2C Bus Interface Overview of I2C-BUS System Configuration Starting and Stopping I2C Bus Communications Slave Address Part Marking Mechanical Information