Datasheet ADCMP551, ADCMP552, ADCMP553 (Analog Devices) - 4

FabricanteAnalog Devices
DescripciónSingle-Supply, High Speed PECL/LVPECL Comparators
Páginas / Página15 / 4 — ADCMP551/ADCMP552/ADCMP553. Data Sheet. Parameter Symbol. Conditions. …
RevisiónB
Formato / tamaño de archivoPDF / 204 Kb
Idioma del documentoInglés

ADCMP551/ADCMP552/ADCMP553. Data Sheet. Parameter Symbol. Conditions. Min. Typ. Max. Unit

ADCMP551/ADCMP552/ADCMP553 Data Sheet Parameter Symbol Conditions Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

ADCMP551/ADCMP552/ADCMP553 Data Sheet Parameter Symbol Conditions Min Typ Max Unit
AC PERFORMANCE (continued) Pulse Width Dispersion 700 ps ≤ PW ≤ 10 ns 25 ps Duty Cycle Dispersion 33 MHz, 1 V/ns, VCM = 0.5 V 10 ps Common-Mode Voltage Dispersion 1 V swing, 0.3 V ≤ VCM ≤ 0.8 V 10 ps Equivalent Input Rise Time Bandwidth1 BWEQ 0 V to 1 V swing, 2 V/ns 750 MHz Maximum Toggle Rate >50% output swing 800 MHz Minimum Pulse Width PWMIN ΔtPD < 25 ps 700 ps RMS Random Jitter VOD = 250 mV, 1.3 V/ns, 1.1 ps 500 MHz, 50% duty cycle Unit-to-Unit Propagation Delay Skew 50 ps POWER SUPPLY (ADCMP551/ADCMP552) Input Supply Current IVCCI @ 3.3 V 8 12 17 mA Output Supply Current IVCCO @ 3.3 V without load 3 5 9 mA Output Supply Current @ 3.3 V with load 40 55 70 mA Input Supply Voltage VCCI Dual 3.135 3.3 5.25 V Output Supply Voltage VCCO Dual 3.135 3.3 5.25 V Positive Supply Differential VCCO − VCCI −0.2 +2.3 V Power Dissipation PD Dual, without load 40 55 75 mW Power Dissipation Dual, with load 90 110 130 mW DC Power Supply Rejection Ratio—VCCI PSRRVCCI 75 dB DC Power Supply Rejection Ratio—VCCO PSRRVCCO 85 dB POWER SUPPLY (ADCMP553) Positive Supply Current IVCC @ 3.3 V without load 9 13 mA Positive Supply Current @ 3.3 V with load 35 42 mA Positive Supply Voltage VCC Dual 3.135 3.3 5.25 V Power Dissipation PD Dual, without load 30 42 mW Power Dissipation Dual, with load 60 75 mW DC Power Supply Rejection Ratio—VCC PSRRVCC 70 dB HYSTERESIS (ADCMP552 Only) Programmable Hysteresis 0 40 mV 1 Equivalent input rise time bandwidth assumes a first order input response and is calculated by the following formula: BW 2 2 EQ = .22/ (trCOMP − trIN ), where trIN is the 20/80 input transition time applied to the comparator and trCOMP is the effective transition time as digitized by the comparator input. Rev. B | Page 4 of 15 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL CONSIDERATIONS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TIMING INFORMATION APPLICATIONS INFORMATION CLOCK TIMING RECOVERY OPTIMIZING HIGH SPEED PERFORMANCE COMPARATOR PROPAGATION DELAY DISPERSION COMPARATOR HYSTERESIS MINIMUM INPUT SLEW RATE REQUIREMENT TYPICAL APPLICATION CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE