Datasheet HMC674LC3C, HMC674LP3E (Analog Devices) - 4

FabricanteAnalog Devices
Descripción9.3 GHz Latched Comparator with RSPECL Output Stage
Páginas / Página14 / 4 — HMC674LC3C/HMC674LP3E. Data Sheet. AC SPECIFICATIONS. Table 4. Parameter. …
RevisiónK
Formato / tamaño de archivoPDF / 331 Kb
Idioma del documentoInglés

HMC674LC3C/HMC674LP3E. Data Sheet. AC SPECIFICATIONS. Table 4. Parameter. Min Typ. Max. Unit. Test Conditions/Comments

HMC674LC3C/HMC674LP3E Data Sheet AC SPECIFICATIONS Table 4 Parameter Min Typ Max Unit Test Conditions/Comments

Línea de modelo para esta hoja de datos

Versión de texto del documento

HMC674LC3C/HMC674LP3E Data Sheet AC SPECIFICATIONS Table 4. Parameter Min Typ Max Unit Test Conditions/Comments
PROPAGATION DELAY (tPDL, tPD, tPDH) 80 85 110 ps VOD = 500 mV Temperature Coefficient 0.45 ps/°C Skew (Rising to Falling Transition) 10 ps VOD = 500 mV V 1 OD DISPERSION 10 ps 50 mV < VOD < 1 V PROPAGATION DELAY (tPD) vs. INPUT COMMON-MODE VOLTAGE (VCM) 8 ps VOD = 500 mV, DISPERSION −1.75 V < VCM < +1.75 V NOISE (RETURN TO INPUT, RTI) 5.9 nV/√Hz EQUIVALENT INPUT BANDWIDTH (BWEQ)2 8.6 9.3 12 GHz JITTER 10 Gbps with ±100 mV overdrive Deterministic 2 ps p-p Random 0.2 ps rms INPUT SIGNAL MINIMUM PULSE WIDTH 60 ps VCM = 0 V, ±100 mV overdrive Q/Q TIME From 20% to 80% Rise 24 ps Fall 15 ps 1 VOD is the input overdrive voltage, for example, (VINP − VINN − VOS), where VOS is the input offset voltage. 2 Equivalent input bandwidth is calculated by 0.22/ = − EQ BW ( 2 2 TRCOMP TRIN ) where: TRIN is the 20%/80% transition time of a quasi Gaussian signal applied to the comparator input. TRCOMP is the effective transition time digitized by the comparator.
POWER SUPPLY SPECIFICATIONS Table 5. Parameter Symbol Min Typ Max Unit
VOLTAGE Power Supply Voltage Input Stage VCCI 3.135 3.3 3.465 V Power Supply Voltage Output Stage VCCO 1.8 3.3 3.465 V Negative Power Supply (−3 V) VEE −3.15 −3.0 −2.85 V CURRENT Supply Input ICCI 9 mA Supply Output ICCO 45 mA VEE IEE 19 mA POWER DISSIPATION PD 140 mW POWER SUPPLY REJECTION RATIO PSRR VCCI 38 dB VEE 38 dB Rev. K | Page 4 of 14 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS LATCH ENABLE (LE/) SPECIFICATIONS DC OUTPUT SPECIFICATIONS AC SPECIFICATIONS POWER SUPPLY SPECIFICATIONS TIMING DESCRIPTIONS Timing Diagram ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS INTERFACE SCHEMATICS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION POWER SEQUENCING APPLICATIONS INFORMATION EVALUATION PRINTED CIRCUIT BOARD (PCB) APPLICATION CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE