Datasheet ADP1765 (Analog Devices) - 4

FabricanteAnalog Devices
Descripción5 A, Low VIN, Low Noise, CMOS Linear Regulator
Páginas / Página20 / 4 — ADP1765. Data Sheet. Parameter. Symbol. Test Conditions/Comments. Min. …
RevisiónA
Formato / tamaño de archivoPDF / 794 Kb
Idioma del documentoInglés

ADP1765. Data Sheet. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

ADP1765 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

ADP1765 Data Sheet Parameter Symbol Test Conditions/Comments Min Typ Max Unit
THERMAL SHUTDOWN1 Threshold TSSD TJ rising 152 °C Hysteresis TSSD_HYS 16 °C POWER-GOOD (PG) OUTPUT Output Voltage Threshold Falling PGFALL 1.1 V ≤ VIN ≤ 1.98 V −6.2 % Rising PGRISE 1.1 V ≤ VIN ≤ 1.98 V −3.5 % Output Voltage Low PGLOW 1.1 V ≤ VIN ≤ 1.98 V, IPG ≤ 1 mA 0.3 V Leakage Current IPG_LKG 1.1 V ≤ VIN ≤ 1.98 V 0.01 1 µA Delay PGDELAY ENRISING to PGRISING 0.75 ms PRECISION EN INPUT 1.1 V ≤ VIN ≤ 1.98 V Logic Input Voltage High ENHIGH 0.60 0.65 0.69 V Low ENLOW 0.55 0.60 0.65 V Input Logic Hysteresis ENHYS 50 mV Input Leakage Current IEN_LKG VEN = VIN or GND 0.01 1 µA Input Delay Time tEN_DLY From EN rising from 0 V to VIN to 0.1 × VOUT 100 µs UNDERVOLTAGE LOCKOUT UVLO Input Voltage Rising UVLORISE TJ = −40°C to +125°C 1.00 1.06 V Falling UVLOFALL TJ = −40°C to +125°C 0.85 0.93 V Hysteresis UVLOHYS 70 mV 1 Guaranteed by characterization but not production tested. 2 Based on an endpoint calculation using 100 mA and 5 A loads. 3 Dropout voltage is defined as the input-to-output voltage differential when the input voltage is set to the nominal output voltage, which applies only for output voltages above 1.1 V. 4 Start-up time is the time from the rising edge of VEN to VOUT being at 90% of its nominal value. 5 Current-limit threshold is the current at which the output voltage drops to 90% of the specified typical value. For example, the current limit for a 1.0 V output voltage is defined as the current that causes the output voltage to drop to 90% of 1.0 V, or 0.9 V.
INPUT AND OUTPUT CAPACITOR: RECOMMENDED SPECIFICATIONS Table 3. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
CAPACITANCE1 TA = −40°C to +125°C Input CIN 14.5 22 µF Output COUT 14.5 22 µF Regulator CREG 0.7 1 µF Reference CREF 0.07 1 µF CAPACITOR EQUIVALENT SERIES RESISTANCE (ESR) RESR TA = −40°C to +125°C CIN, COUT 0.2 Ω CREG 0.5 Ω CREF 2 Ω 1 The minimum input and output capacitance must be >14.5 µF over the full range of the operating conditions. Consider the full range of the operating conditions in the application during device selection to ensure that the minimum capacitance specification is met. X7R and X5R type capacitors are recommended. Y5V and Z5U capacitors are not recommended for use with any LDO. Rev. A | Page 4 of 20 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION TYPICAL APPLICATION CIRCUITS REVISION HISTORY SPECIFICATIONS INPUT AND OUTPUT CAPACITOR: RECOMMENDED SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS THERMAL DATA THERMAL RESISTANCE/PARAMETER ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS THEORY OF OPERATION SOFT START FUNCTION ADJUSTABLE OUTPUT VOLTAGE ENABLE FEATURE POWER-GOOD (PG) FEATURE APPLICATIONS INFORMATION CAPACITOR SELECTION Output Capacitor Input Bypass Capacitor Input and Output Capacitor Properties UNDERVOLTAGE LOCKOUT CURRENT-LIMIT AND THERMAL OVERLOAD PROTECTION PARALLELING ADP1765 DEVICES FOR HIGH CURRENT APPLICATIONS THERMAL CONSIDERATIONS PCB LAYOUT CONSIDERATIONS OUTLINE DIMENSIONS ORDERING GUIDE