Datasheet ADP1874, ADP1875 (Analog Devices) - 3

FabricanteAnalog Devices
DescripciónSynchronous Buck Controller with Constant On-Time, Valley Current Mode, and Power Saving Mode
Páginas / Página44 / 3 — Data Sheet. ADP1874/ADP1875. SPECIFICATIONS. Table 1. Parameter. Symbol. …
RevisiónA
Formato / tamaño de archivoPDF / 1.8 Mb
Idioma del documentoInglés

Data Sheet. ADP1874/ADP1875. SPECIFICATIONS. Table 1. Parameter. Symbol. Test Conditions/Comments. Min. Typ. Max. Unit

Data Sheet ADP1874/ADP1875 SPECIFICATIONS Table 1 Parameter Symbol Test Conditions/Comments Min Typ Max Unit

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 14 link to page 14 link to page 13 link to page 5
Data Sheet ADP1874/ADP1875 SPECIFICATIONS
All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). VREG = 5 V, BST − SW = VREG − VRECT_DROP (see Figure 40 to Figure 42). VIN = 12 V. The specifications are valid for TJ = −40°C to +125°C, unless otherwise specified.
Table 1. Parameter Symbol Test Conditions/Comments Min Typ Max Unit
POWER SUPPLY CHARACTERISTICS High Input Voltage Range VIN C = 22 µF(25 V rating) to PGND (at Pin 1) VIN ADP1874ARQZ-0.3/ADP1875ARQZ-0.3 (300 kHz) 2.95 12 20 V ADP1874ARQZ-0.6/ADP1875ARQZ-0.6 (600 kHz) 2.95 12 20 V ADP1874ARQZ-1.0/ADP1875ARQZ-1.0 (1.0 MHz) 3.25 12 20 V Quiescent Current I + I FB = 1.5 V, no switching 1.1 mA Q_REG Q_BST Shutdown Current I + I EN < 600 mV 140 225 µA REG,SD BST,SD Undervoltage Lockout UVLO Rising V (see Figure 35 for temperature variation) 2.65 V IN UVLO Hysteresis Falling V from operational state 190 mV IN INTERNAL REGULATOR VREG and VREG_IN tied together and should not be CHARACTERISTICS loaded externally because they are intended to only bias internal circuitry VREG Operational Output Voltage VREG C = 4.7 µF to PGND, 0.22 µF to GND, V = 2.95 V to 20 V VREG IN ADP1874ARQZ-0.3/ADP1875ARQZ-0.3 (300 kHz) 2.75 5 5.5 V ADP1874ARQZ-0.6/ADP1875ARQZ-0.6 (600 kHz) 2.75 5 5.5 V ADP1874ARQZ-1.0/ADP1875ARQZ-1.0 (1.0 MHz) 3.05 5 5.5 V VREG Output in Regulation V = 7 V, 100 mA 4.82 4.981 5.16 V IN V = 12 V, 100 mA 4.83 4.982 5.16 V IN Load Regulation 0 mA to 100 mA, V = 7 V 32 mV IN 0 mA to 100 mA, V = 20 V 34 mV IN Line Regulation V = 7 V to 20 V, 20 mA 2.5 mV IN V = 7 V to 20 V, 100 mA 2 mV IN VIN to VREG Dropout Voltage 100 mA out of VREG, V ≤ 5 V 300 415 mV IN Short VREG to PGND V = 20 V 229 320 mA IN SOFT START Soft Start Period Calculation Connect external capacitor from SS pin to GND, 10 nF/ms C = 10 nF/ms SS ERROR AMPLIFER FB Regulation Voltage V T = 25°C 600 mV FB J T = −40°C to +85°C 596 600 604 mV J T = −40°C to +125°C 594.2 600 605.8 mV J Transconductance G 320 496 670 µS m FB Input Leakage Current I FB = 0.6 V, EN = VREG 1 50 nA FB, LEAK CURRENT-SENSE AMPLIFIER GAIN Programming Resistor (RES) RES = 47 kΩ ± 1% 2.7 3 3.3 V/V Value from RES to PGND RES = 22 kΩ ± 1% 5.5 6 6.5 V/V RES = none 11 12 13 V/V RES = 100 kΩ ± 1% 22 24 26 V/V SWITCHING FREQUENCY Typical values measured at 50% time points with 0 nF at DRVH and DRVL; maximum values are guaranteed by bench evaluation1 ADP1874ARQZ-0.3/ 300 kHz ADP1875ARQZ-0.3 (300 kHz) On-Time VIN = 5 V, V = 2 V, T = 25°C 1120 1200 1280 ns OUT J Minimum On-Time VIN = 20 V 145 190 ns Minimum Off-Time 84% duty cycle (maximum) 340 400 ns Rev. A | Page 3 of 44 Document Outline Features Applications General Description Typical Applications Circuit Table of Contents Revision History Specifications Absolute Maximum Ratings Thermal Resistance Boundary Condition ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics ADP1874/ADP1875 Block Digram Theory of Operation Startup Soft Start Precision Enable Circuitry Undervoltage Lockout On-Board Low Dropout Regulator Thermal Shutdown Programming Resistor (RES) Detect Circuit Valley Current-Limit Setting Hiccup Mode During Short Circuit Synchronous Rectifier ADP1875 Power Saving Mode (PSM) Timer Operation Pseudo-Fixed Frequency Power Good Monitoring Voltage Tracking Applications Information Feedback Resistor Divider Inductor Selection Output Ripple Voltage (ΔVRR) Output Capacitor Selection Compensation Network Output Filter Impedance (ZFILT) Error Amplifier Output Impedance (ZCOMP) Error Amplifier Gain (Gm) Current-Sense Loop Gain (GCS) Crossover Frequency Efficiency Consideration Channel Conduction Loss MOSFET Driver Loss Switching Loss Diode Conduction Loss Inductor Loss Input Capacitor Selection Thermal Considerations Design Example Input Capacitor Inductor Current Limit Programming Output Capacitor Feedback Resistor Network Setup Compensation Network Loss Calculations External Component Recommendations Layout Considerations IC Section (Left Side of Evaluation Board) Power Section Differential Sensing Typical Application Circuits 12 A, 300 kHz High Current Application Circuit 5.5 V Input, 600 kHz Application Circuit 300 kHz High Current Application Circuit Outline Dimensions Ordering Guide