Datasheet ADG824 (Analog Devices) - 2

FabricanteAnalog Devices
Descripción0.5 Ω CMOS 1.65 V to 3.6 V Dual SPDT/2:1 Mux in Mini LFCSP Package
Páginas / Página16 / 2 — ADG824. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 3/12—Rev. B to …
RevisiónC
Formato / tamaño de archivoPDF / 243 Kb
Idioma del documentoInglés

ADG824. Data Sheet. TABLE OF CONTENTS. REVISION HISTORY 3/12—Rev. B to Rev. C. 1/09—Rev. A to Rev. B. 7/08—Rev. 0 to Rev. A

ADG824 Data Sheet TABLE OF CONTENTS REVISION HISTORY 3/12—Rev B to Rev C 1/09—Rev A to Rev B 7/08—Rev 0 to Rev A

Línea de modelo para esta hoja de datos

Versión de texto del documento

link to page 1 link to page 1 link to page 1 link to page 1 link to page 1 link to page 2 link to page 3 link to page 6 link to page 6 link to page 7 link to page 8 link to page 11 link to page 13 link to page 14 link to page 14
ADG824 Data Sheet TABLE OF CONTENTS
Features .. 1 ESD Caution...6 Applications ... 1 Pin Configuration and Function Descriptions ..7 Functional Block Diagram .. 1 Typical Performance Characteristics ..8 General Description ... 1 Test Circuits ... 11 Product Highlights ... 1 Terminology .. 13 Revision History ... 2 Outline Dimensions ... 14 Specifications ... 3 Ordering Guide .. 14 Absolute Maximum Ratings .. 6
REVISION HISTORY 3/12—Rev. B to Rev. C 1/09—Rev. A to Rev. B
Changes to Features Section, General Description Section, and Changes to On Resistance Match Between Channels, ∆RON Product Highlights Section ... 1 Parameter, Table 1 ... 3 Changes to On Resistance, RON Parameter and On Resistance Updated Outline Dimensions ... 14 Match Between Channels, ∆RON Parameter, Table 1.. 3 Changes to Ordering Guide .. 14 Changes to On Resistance, RON Parameter, On Resistance Match Between Channels, ∆RON Parameter, and On Resistance
7/08—Rev. 0 to Rev. A
Flatness, RFLAT (ON), Table 2 ... 4 Changes to Digital Inputs Parameter, Table 1 .. 3 Changes to On Resistance, RON Parameter, Table 3 ... 5 Changes to Digital Inputs Parameter, Table 2 .. 4 Changes to Ordering Guide .. 14 Changes to Digital Inputs Parameter, Table 3 .. 5
4/08—Revision 0: Initial Version
Rev. C | Page 2 of 16 Document Outline Features Applications Functional Block Diagram General Description Product Highlights Revision History Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Test Circuits Terminology Outline Dimensions Ordering Guide