Databrief PIC18-Q71 (Microchip) - 2
| Fabricante | Microchip |
| Descripción | PIC18-Q71 Family Product Brief |
| Páginas / Página | 18 / 2 — PIC18-Q71. Features. Memory. Operating Characteristics. Product Brief |
| Formato / tamaño de archivo | PDF / 249 Kb |
| Idioma del documento | Inglés |
PIC18-Q71. Features. Memory. Operating Characteristics. Product Brief
Línea de modelo para esta hoja de datos
Versión de texto del documento
PIC18-Q71 Features
• C Compiler Optimized RISC Architecture • Operating Speed: – DC – 64 MHz clock input – 62.5 ns minimum instruction cycle • Four Direct Memory Access (DMA) Controllers: – Data transfers to SFR/GPR spaces from either the Program Flash Memory, Data EEPROM or SFR/GPR spaces – User programmable source and destination sizes – Hardware and software-triggered data transfers • Vectored Interrupt Capability: – Selectable high/low priority – Fixed interrupt latency of three instruction cycles – Programmable vector table base address – Backwards compatible with previous interrupt capabilities • 128-Level Deep Hardware Stack • Low-Current Power-on Reset (POR) • Configurable Power-up Timer (PWRT) • Brown-out Reset (BOR) • Low-Power BOR (LPBOR) Option • Windowed Watchdog Timer (WWDT): – Watchdog Reset on too long or too short intervals between watchdog clear events – Variable prescaler selection – Variable window size selection
Memory
• Up to 64 KB of Program Flash Memory • Up to 4 KB of Data SRAM Memory • 256 Bytes Data EEPROM • Memory Access Partition: The Program Flash Memory can be partitioned into: – Application Block – Boot Block – Storage Area Flash (SAF) Block • Programmable Code-Protection and Write-Protection • Device Information Area (DIA) Stores: – Temperature indicator factory calibrated data – Fixed Voltage Reference measurement data – Microchip unique identifier • Device Characteristics Information (DCI) Area Stores: – Program/erase row sizes – Pin count details – EEPROM size • Direct, Indirect and Relative Addressing modes
Operating Characteristics
• Operating Voltage Range: © 2021 Microchip Technology Inc.
Product Brief
DS40002289A-page 2 Document Outline Introduction PIC18-Q71 Family Types Features Memory Operating Characteristics Power-Saving Functionality Digital Peripherals Analog Peripherals Clocking Structure Programming/Debug Features 1. Packages 2. Pin Diagrams 3. Pin Allocation Tables The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service
• C Compiler Optimized RISC Architecture • Operating Speed: – DC – 64 MHz clock input – 62.5 ns minimum instruction cycle • Four Direct Memory Access (DMA) Controllers: – Data transfers to SFR/GPR spaces from either the Program Flash Memory, Data EEPROM or SFR/GPR spaces – User programmable source and destination sizes – Hardware and software-triggered data transfers • Vectored Interrupt Capability: – Selectable high/low priority – Fixed interrupt latency of three instruction cycles – Programmable vector table base address – Backwards compatible with previous interrupt capabilities • 128-Level Deep Hardware Stack • Low-Current Power-on Reset (POR) • Configurable Power-up Timer (PWRT) • Brown-out Reset (BOR) • Low-Power BOR (LPBOR) Option • Windowed Watchdog Timer (WWDT): – Watchdog Reset on too long or too short intervals between watchdog clear events – Variable prescaler selection – Variable window size selection
Memory
• Up to 64 KB of Program Flash Memory • Up to 4 KB of Data SRAM Memory • 256 Bytes Data EEPROM • Memory Access Partition: The Program Flash Memory can be partitioned into: – Application Block – Boot Block – Storage Area Flash (SAF) Block • Programmable Code-Protection and Write-Protection • Device Information Area (DIA) Stores: – Temperature indicator factory calibrated data – Fixed Voltage Reference measurement data – Microchip unique identifier • Device Characteristics Information (DCI) Area Stores: – Program/erase row sizes – Pin count details – EEPROM size • Direct, Indirect and Relative Addressing modes
Operating Characteristics
• Operating Voltage Range: © 2021 Microchip Technology Inc.
Product Brief
DS40002289A-page 2 Document Outline Introduction PIC18-Q71 Family Types Features Memory Operating Characteristics Power-Saving Functionality Digital Peripherals Analog Peripherals Clocking Structure Programming/Debug Features 1. Packages 2. Pin Diagrams 3. Pin Allocation Tables The Microchip Website Product Change Notification Service Customer Support Microchip Devices Code Protection Feature Legal Notice Trademarks Quality Management System Worldwide Sales and Service