Datasheet CD54HC14, CD74HC14, CD54HCT14, CD74HCT14 (Texas Instruments) - 5

FabricanteTexas Instruments
DescripciónHigh-Speed CMOS Logic Hex Inverting Schmitt Trigger
Páginas / Página19 / 5 — Switching Specifications. 25oC. -40oC TO 85oC. -55oC TO 125oC. TEST. VCC. …
RevisiónF
Formato / tamaño de archivoPDF / 813 Kb
Idioma del documentoInglés

Switching Specifications. 25oC. -40oC TO 85oC. -55oC TO 125oC. TEST. VCC. PARAMETER. SYMBOL. CONDITIONS. (V). MIN. TYP. MAX. UNITS. HC TYPES

Switching Specifications 25oC -40oC TO 85oC -55oC TO 125oC TEST VCC PARAMETER SYMBOL CONDITIONS (V) MIN TYP MAX UNITS HC TYPES

Versión de texto del documento

Switching Specifications
Input tr, tf = 6ns
25oC -40oC TO 85oC -55oC TO 125oC TEST VCC PARAMETER SYMBOL CONDITIONS (V) MIN TYP MAX MIN MAX MIN MAX UNITS HC TYPES
Propagation Delay, tPLH, tPHL CL = 50pF 2 - - 135 - 170 - 205 ns A to Y CL = 50pF 4.5 - - 27 - 34 - 41 ns CL = 15pF 5 - 11 - - - - - ns CL = 50pF 6 - - 23 - 29 - 35 ns Output Transition Times tTLH, tTHL CL = 50pF 2 - - 75 - 95 18 110 ns 4.5 - - 15 - 19 - 22 ns 6 - - 13 - 16 - 19 ns Input Capacitance CI - - - - 10 - 10 - 10 pF Power Dissipation Capacitance CPD - 5 - 20 - - - - - pF (Notes 3, 4)
HCT TYPES
Propagation Delay, tPLH, tPHL CL = 50pF 4.5 - - 38 - 48 - 57 ns A to Y CL = 15pF 5 - 16 - - - - - ns Output Transition Times tTLH, tTHL CL = 50pF 4.5 - - 15 - 19 - 22 ns Input Capacitance CI - - - - 10 - 10 - 10 pF Power Dissipation Capacitance CPD - 5 - 20 - - - - - pF (Notes 3, 4) NOTES: 3. CPD is used to determine the dynamic power consumption, per inverter. 4. P 2 D = VCC fi (CPD + CL) where fi = input frequency, CL = output load capacitance, VCC = supply voltage.
Test Circuits and Waveforms tr = 6ns tf = 6ns tr = 6ns tf = 6ns V 3V 90% CC 2.7V INPUT 50% INPUT 1.3V 10% GND 0.3V GND tTHL tTLH tTHL tTLH 90% 90% 50% INVERTING 1.3V 10% INVERTING 10% OUTPUT OUTPUT t t PHL tPLH PHL tPLH FIGURE 4. HC TRANSITION TIMES AND PROPAGATION FIGURE 5. HCT TRANSITION TIMES AND PROPAGATION DELAY TIMES, COMBINATION LOGIC DELAY TIMES, COMBINATION LOGIC
5