Datasheet AD7944 (Analog Devices) - 8

FabricanteAnalog Devices
Descripción14-Bit, 2.5 MSPS, PulSAR 15.5 mW ADC in LFCSP
Páginas / Página29 / 8 — Data Sheet. AD7944. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. PIN 1. …
RevisiónC
Formato / tamaño de archivoPDF / 699 Kb
Idioma del documentoInglés

Data Sheet. AD7944. PIN CONFIGURATION AND FUNCTION DESCRIPTIONS. PIN 1. INDICATOR. 81 71 61. REF 1. 15 TURBO. REF 2. 14 SDI. REFGND 3. 13 CNV

Data Sheet AD7944 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS PIN 1 INDICATOR 81 71 61 REF 1 15 TURBO REF 2 14 SDI REFGND 3 13 CNV

Línea de modelo para esta hoja de datos

Versión de texto del documento

Data Sheet AD7944 PIN CONFIGURATION AND FUNCTION DESCRIPTIONS NI D D D D F D N N D E V G G V PIN 1 R B A A A INDICATOR 0 9 2 1 81 71 61 REF 1 15 TURBO REF 2 14 SDI REFGND 3 AD7944 13 CNV TOP VIEW REFGND 4 12 SCK IN– 5 11 DVDD 6 7 8 9 01 + F N O O D I E I D N R V D S G P D NOTES 1. THE EXPOSED PAD IS NOT CONNECTED INTERNALLY. FOR INCREASED RELIABILITY OF THE SOLDER JOINTS, IT IS RECOMMENDED THAT THE PAD BE
004
SOLDERED TO THE SYSTEM
8-
GROUND PLANE.
0465 Figure 4. Pin Configuration
Table 6. Pin Function Descriptions Pin No. Mnemonic Type1 Description
1, 2 REF AI Reference Output/Input Voltage. When PDREF is low, the internal reference and buffer are enabled, producing 4.096 V on this pin. When PDREF is high, the internal reference and buffer are disabled, allowing an externally supplied voltage reference up to 5.0 V. Decoupling is required with or without the internal reference and buffer. This pin is referred to the REFGND pins and should be decoupled closely to the REFGND pins with a 10 μF capacitor. 3, 4 REFGND AI Reference Input Analog Ground. 5 IN− AI Analog Input Ground Sense. Connect this pin to the analog ground plane or to a remote ground sense. 6 IN+ AI Analog Input. This pin is referred to IN−. The voltage range, that is, the difference between IN+ and IN−, is 0 V to VREF. 7 PDREF DI Internal Reference Power-Down Input. When this pin is low, the internal reference is enabled. When this pin is high, the internal reference is powered down and an external reference must be used. 8 VIO P Input/Output Interface Digital Power. Nominally at the same supply voltage as the host interface (1.8 V, 2.5 V, or 2.7 V). 9 SDO DO Serial Data Output. The conversion result is output on this pin. It is synchronized to SCK. 10 DGND P Digital Power Ground. 11 DVDD P Digital Power. Nominally at 2.5 V. 12 SCK DI Serial Data Clock Input. When the part is selected, the conversion result is shifted out by this clock. 13 CNV DI Convert Input. This input has multiple functions. On its rising edge, it initiates the conversions and selects the interface mode of the part: chain mode or CS mode. In CS mode, the SDO pin is enabled when CNV is low. In chain mode, the data should be read when CNV is high. 14 SDI DI Serial Data Input. This input has multiple functions. It selects the interface mode of the ADC as follows. Chain mode is selected if SDI is low during the CNV rising edge. In chain mode, SDI is used as a data input to daisy-chain the conversion results of two or more ADCs onto a single SDO line. The digital data level on SDI is output on SDO with a delay of 14 SCK cycles. CS mode is selected if SDI is high during the CNV rising edge. In CS mode, either SDI or CNV can enable the serial output signals when low. If SDI or CNV is low when the conversion is complete, the busy indicator feature is enabled. 15 TURBO DI Conversion Mode Selection. When TURBO is high, the maximum throughput (2.5 MSPS) is achieved, and the ADC does not power down between conversions. When TURBO is low, the maximum throughput is lower (2.0 MSPS), and the ADC powers down between conversions. 16 AVDD P Input Analog Power. Nominally at 2.5 V. 17, 18 AGND P Analog Power Ground. Rev. C | Page 7 of 28 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION APPLICATION DIAGRAM TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS TIMING SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY THEORY OF OPERATION CIRCUIT INFORMATION CONVERTER OPERATION CONVERSION MODES OF OPERATION Transfer Functions TYPICAL APPLICATION DIAGRAM ANALOG INPUTS DRIVER AMPLIFIER CHOICE VOLTAGE REFERENCE INPUT Internal Reference, REF = 4.096 V (PDREF Low) External 1.2 V Reference and Internal Buffer (PDREF High) External Reference (PDREF High, REFIN Low) Reference Decoupling POWER SUPPLY DIGITAL INTERFACE DATA READING OPTIONS Reading During Conversion, Fast Host (Turbo or Normal Mode) Split Reading, Any Speed Host (Turbo or Normal Mode) Reading During Acquisition, Any Speed Host (Turbo or Normal Mode) CS\ MODE, 3-WIRE WITHOUT BUSY INDICATOR CS\ MODE, 3-WIRE WITH BUSY INDICATOR CS\ MODE, 4-WIRE WITHOUT BUSY INDICATOR CS\ MODE, 4-WIRE WITH BUSY INDICATOR CHAIN MODE WITHOUT BUSY INDICATOR CHAIN MODE WITH BUSY INDICATOR APPLICATIONS INFORMATION LAYOUT EVALUATING AD7944 PERFORMANCE OUTLINE DIMENSIONS ORDERING GUIDE