Datasheet AD5751 (Analog Devices) - 4

link to page 27 link to page 27 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD5751 Data Sheet SPECIFICATIONS
AVDD = 12 V (± 10%) to 55 V (maximum), DVCC = 2.7 V to 5.5 V, GND = 0 V. IOUT: RLOAD = 300 Ω. All specifications TMIN to TMAX, unless otherwise noted.
Table 2. Parameter1 Min Typ Max Unit Test Conditions/Comments
INPUT VOLTAGE RANGE Output unloaded 0 to 4.096 V Input Leakage Current −1 +1 µA REFERENCE INPUT Reference Input Voltage 4.096 V External reference must be exactly as stated; otherwise, accuracy errors show up as error in output Input Leakage Current −1 +1 µA VOLTAGE OUTPUT Output Voltage Ranges 0 5 V 0 10 V AVDD must have minimum 1.3 V headroom or >11.3 V 0 40 V Output Voltage Overranges2 0 6 V Programmable overranges; see Detailed Description of Features section 0 12 V 0 44 V Accuracy Total Unadjusted Error (TUE) B Version3 −0.1 +0.1 % FSR −0.05 ±0.02 +0.05 % FSR TA = 25°C A Version3 −0.3 +0.3 % FSR −0.1 ±0.05 +0.1 % FSR TA = 25°C Relative Accuracy (INL) −0.02 ±0.005 +0.02 % FSR Dead Band on Output, RTI −14 8 +14 mV Referred to 4.096 V input range Offset Error −5 +5 mV 0 V to 10 V range −4 ±0.5 +4 mV TA = 25°C, 0 V to 10 V range −3 +3 mV 0 V to 5 V range −2.2 ±0.3 +2.2 mV TA = 25°C, 0 V to 5 V range −20 +20 mV 0 V to 40 V range −17 ±0.5 +17 mV TA = 25°C, 0 V to 40 V range Gain Error −0.05 +0.05 % FSR 0 V to 5 V, 0 V to 10 V range −0.04 ±0.015 +0.04 % FSR TA = 25°C −0.09 +0.09 % FSR 0 V to 40 V range −0.05 ±0.02 +0.05 % FSR TA = 25°C Gain Error TC4 ±0.5 ppm FSR/°C All ranges Full-Scale Error −0.05 +0.05 % FSR 0 V to 5 V, 0 V to 10 V range −0.04 ±0.015 +0.04 % FSR TA = 25°C −0.09 +0.09 % FSR 0 V to 40 V range −0.05 ±0.02 +0.05 % FSR TA = 25°C Full-Scale Error TC4 ±1.5 ppm FSR/°C All ranges OUTPUT CHARACTERISTICS4 Headroom 1.3 V Output unloaded Short-Circuit Current 15 mA Load 1 kΩ For specified performance, 0 V to 5 V and 0 V to 10 V ranges 5 kΩ For specified performance, 0 V to 40 V range Rev. D | Page 4 of 32 Document Outline Features Applications General Description Revision History Functional Block Diagram Specifications Timing Characteristics Timing Diagrams Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Typical Performance Characteristics Current Output Terminology Theory of Operation Software Mode Currrent Output Architecture Driving Inductive Loads Voltage Output Amplifier Driving Large Capacitive Loads Power-On State of the AD5751 Default Registers at Power-On Reset Function OUTEN Software Control Input Shift Register Readback Operation Hardware Control Transfer Function Detailed Description of Features Output Fault Alert—Software Mode Output Fault Alert—Hardware Mode Voltage Output Short-Circuit Protection Asynchronous Clear (CLEAR) External Current Setting Resistor Programmable Overrange Modes Packet Error Checking Applications Information Transient Voltage Protection Thermal Considerations Layout Guidelines Galvanically Isolated Interface Microprocessor Interfacing Outline Dimensions Ordering Guide