Datasheet KSZ8862-16M, KSZ8862-32M (Microchip) - 9

FabricanteMicrochip
DescripciónTwo-Port Ethernet Switch with Non-PCI Interface and Fiber Support
Páginas / Página126 / 9 — KSZ8862-16M/-32M. TABLE 2-1:. SIGNALS (CONTINUED). Pin. Pin Name. Type. …
Formato / tamaño de archivoPDF / 2.8 Mb
Idioma del documentoInglés

KSZ8862-16M/-32M. TABLE 2-1:. SIGNALS (CONTINUED). Pin. Pin Name. Type. Description. Number

KSZ8862-16M/-32M TABLE 2-1: SIGNALS (CONTINUED) Pin Pin Name Type Description Number

Línea de modelo para esta hoja de datos

Versión de texto del documento

KSZ8862-16M/-32M TABLE 2-1: SIGNALS (CONTINUED) Pin Pin Name Type Description Number
Write Strobe Not 33 WRN IPD Asynchronous write strobe, active-low. 34 DGND GND Digital IO ground Address Strobe Not 35 ADSN IPD For systems that require address latching, the rising edge of ADSN indi- cates the latching moment of A15-A1 and AEN. Full-chip power-down. 36 PWRDN IPU (Low = Power down; High or floating = Normal operation). 37 AGND GND Analog ground 1.2V analog V 38 VDDA P DD input power supply from VDDCO (pin 24) through external Ferrite bead and capacitor. 39 AGND GND Analog ground 40 NC — No Connect Fiber mode select for port 1.1 kΩ pull-up to 3.3V for 100BASE-FX, 100Ω 41 100FX/10FL IPU pull-down to GND for 100 BASE-SX or 10 BASE-FL. 42 AGND GND Analog ground 1.2V analog V 43 VDDA P DD input power supply from VDDCO (pin 24) through external Ferrite bead and capacitor. Fiber signal detect input for port 1 in 100BASE-FX fiber mode. 1 kΩ pull- 44 FXSD1 I up to 3.3V for port 1 in 100BASE-SX or 10BASE-FL fiber modes. Port 1 physical receive (MDI) or transmit signal (+ differential) from 45 RXP1 I/O external fiber module. Port 1 physical receive (MDI) or transmit signal (– differential) from 46 RXM1 I/O external fiber module. 47 AGND GND Analog ground Port 1 physical transmit (MDI) signal (+ differential) to external fiber 48 TXP1 I/O module Port 1 physical transmit (MDI) signal (– differential) to external fiber mod- 49 TXM1 I/O ule 50 VDDATX P 3.3V analog VDD input power supply with well decoupling capacitors. 51 VDDARX P 3.3V analog VDD input power supply with well decoupling capacitors. 52 RXM2 I/O No Connect 53 RXP2 I/O No Connect 54 AGND GND Analog ground 55 NC — Port 2 physical receive (MDI) or transmit (MDIX) signal (– differential) 56 NC — Port 2 physical receive (MDI) or transmit (MDIX) signal (+ differential) 1.2 analog V 57 VDDA P DD input power supply from VDDCO (pin 24) through exter- nal Ferrite bead and capacitor. 58 AGND GND Analog ground 59 NC IPU No connect 60 NC IPU No connect Set physical transmits output current. 61 ISET O Pull-down this pin with a 3.01 kΩ 1% resistor to ground. 62 AGND GND Analog ground 1.2V analog V 63 VDDAP P DD for PLL input power supply from VDDCO (pin 24) through external Ferrite bead and capacitor. 64 AGND GND Analog ground  2020 Microchip Technology Inc.

DS00003324A-page 9 Document Outline 1.0 Introduction 1.1 General Description 2.0 Pin Description and Configuration 3.0 Functional Description 3.1 Functional Overview: Physical Layer Transceiver 3.2 Functional Overview: MAC and Switch 3.3 Bus Interface Unit (BIU) 3.4 Queue Management Unit (QMU) 3.5 Advanced Switch Functions 3.6 IEEE 802.1Q VLAN Support 3.7 QoS Priority Support 3.8 Rate-Limiting Support 3.9 Loopback Support 4.0 Register Descriptions 4.1 CPU Interface I/O Registers 4.2 Register Map: MAC and PHY 4.3 Type-of-Service (TOS) Priority Control Registers 4.4 Management Information Base (MIB) Counters 4.5 Static MAC Address Table 4.6 Dynamic MAC Address Table 4.7 VLAN Table 5.0 Operational Characteristics 5.1 Absolute Maximum Ratings* 5.2 Operating Ratings** 6.0 Electrical Characteristics 7.0 Timing Specifications 7.1 Asynchronous Timing without using Address Strobe (ADSN = 0) 7.2 Asynchronous Timing using Address Strobe (ADSN) 7.3 Asynchronous Timing using DATACSN 7.4 Address Latching Timing for All Modes 7.5 Synchronous Timing in Burst Write (VLBUSN = 1) 7.6 Synchronous Timing in Burst Read (VLBUSN = 1) 7.7 Synchronous Write Timing (VLBUSN = 0) 7.8 Synchronous Read Timing (VLBUSN = 0) 7.9 Auto-Negotiation Timing 7.10 Reset Timing 7.11 EEPROM Timing 8.0 Selection of Isolation Transformers 9.0 Package Outline 9.1 Package Marking Information Appendix A: Data Sheet Revision History The Microchip Website Customer Change Notification Service Customer Support Product Identification System Worldwide Sales and Service