Datasheet AD74412R (Analog Devices) - 5

link to page 6
Data Sheet AD74412R SPECIFICATIONS VOLTAGE OUTPUT
AVDD = 14 V to 26.4 V, AGND = DGND = 0 V, REFIN = 2.5 V (REFOUT tied to REFIN), DVCC = 2.7 V to 5.5 V, IOVDD = 1.7 V to 5.5 V, and all specifications at TA = −40°C to +85°C, unless otherwise noted. Resistor load (RLOAD) = 100 kΩ and capacitor load (CLOAD) = 68 nF per recommended configuration.
Table 1. Parameter Min Typ Max Unit Test Conditions/Comments
VOLTAGE OUTPUT

Resolution 13 Bits Output Range 0 11 V ACCURACY Total Unadjusted Error (TUE) −0.4 +0.4 %FSR Internal reference −0.35 +0.35 %FSR External reference TUE at 25°C −0.2 +0.2 %FSR Internal reference −15 +0.15 %FSR External reference TUE Drift vs. Time1 ±400 ppm FSR Internal reference, drift after 1000 hours at TA = 85°C ±100 ppm FSR External reference, drift after 1000 hours at TA = 85°C Integral Nonlinearity (INL) −4 +4 LSB Differential Nonlinearity (DNL) −1 +1 LSB Guaranteed monotonic Offset Error −8 +8 mV Gain Error −0.4 +0.4 %FSR Internal reference −0.25 +0.25 %FSR External reference OUTPUT CHARACTERISTICS Load 500 100k Ω Headroom (500 Ω Load) 4 V Minimum voltage difference required between AVDD and the input/output positive (I/OP_x where x is the channel number) screw terminal to provide 11 V across a 500 Ω load Short-Circuit Current (Sourcing) 25 29 32 mA Per channel, lower limit bit = 0 (default) 5.5 7 9 mA Per channel, lower limit bit = 1 Short-Circuit Current (Sinking) 3.0 3.8 4.5 mA Maximum Capacitive Load 2 µF DC Output Impedance 0.12 Ω DC Power Supply Rejection Ratio (PSRR) 80 dB DYNAMIC PERFORMANCE1 Output Voltage Settling Time 90 µs 10 V step (0.5 V to 10.5 V or 10.5 V to 0.5 V) to ±0.05%FSR Noise (Internal Reference) Measured at the I/OP_x screw terminal, 2.5 V output Output Noise 0.1 LSB p-p 0.1 Hz to 10 Hz bandwidth Output Noise Spectral Density 2 μV/√Hz Measured at 1 kHz Noise (External Reference) Measured at the I/OP_x screw terminal, 2.5 V output Output Noise 0.07 LSB p-p 0.1 Hz to 10 Hz bandwidth Output Noise Spectral Density 320 nV/√Hz Measured at 1 kHz AC PSRR 65 dB 200 mV at 1 kHz sine wave superimposed on the AVDD supply 1 Guaranteed by design and characterization. Rev. A | Page 5 of 66 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION COMPANION PRODUCTS PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS VOLTAGE OUTPUT CURRENT OUTPUT VOLTAGE INPUT CURRENT INPUT EXTERNALLY POWERED CURRENT INPUT LOOP POWERED RTD MEASUREMENT DIGITAL INPUT LOGIC DIGITAL INPUT LOOP POWERED ADC SPECIFICATIONS GENERAL SPECIFICATIONS TIMING CHARACTERISTICS SPI Timing Specifications Timing Diagrams ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS VOLTAGE OUTPUT CURRENT OUTPUT REFERENCE ADC SUPPLIES THEORY OF OPERATION ROBUST ARCHITECTURE SERIAL INTERFACE DAC ARCHITECTURE ADC OVERVIEW REFERENCE Reference Noise Charge Pump POWER-ON STATE OF THE AD74412R DEVICE FUNCTIONS High Impedance Interpreting ADC Data Voltage Output Mode Voltage Output Short-Circuit Protection Interpretin ADC Data Current Output Mode Current Output Open Circuit Detection Interpreting ADC Data Voltage Input Mode Selectable 200 kΩ to GND Interpreting ADC Data Current Input, Externally Powered Mode Short-Circuit Protection Interpreting ADC Data Current Input, Loop Powered Mode Short-Circuit Protection Interpreting ADC Data Resistance Measurement (External 2-Wire RTD) Interpreting ADC Data Digital Input Logic Interpreting ADC Data Digital Input Current Sink Digital Input Threshold Setting Debounce Function Debounce Mode 0 (Default) Debounce Mode 1 Digital Input Inverter DIGITAL INPUT, LOOP POWERED MODE Interpreting ADC Data GETTING STARTED USING CHANNEL FUNCTIONS Switching Channel Functions ADC FUNCTIONALITY ADC Conversion Rates ADC_RDYB Functionality ADC Output Data Format ADC Noise DIAGNOSTICS DACs LDAC Function Clear Code Function Digital Linear Slew Rate Control DRIVING INDUCTIVE LOADS RESET FUNCTION THERMAL ALERT AND THERMAL RESET FAULTS AND ALERTS Channel Faults POWER SUPPLY MONITORS GPO_x PINS SPI INTERFACE AND DIAGNOSTICS SPI CRC SPI Interface SCLK Count Feature Readback Mode Streaming Mode Auto Readback BOARD DESIGN AND LAYOUT CONSIDERATIONS APPLICATIONS INFORMATION REGISTER MAP NOP REGISTER FUNCTION SETUP REGISTER PER CHANNEL ADC CONFIGURATION REGISTER PER CHANNEL DIGITAL INPUT CONFIGURATION REGISTER PER CHANNEL GPO PARALLEL DATA REGISTER GPO CONFIGURATION REGISTER PER CHANNEL OUTPUT CONFIGURATION REGISTER PER CHANNEL DAC CODE REGISTER PER CHANNEL DAC CLEAR CODE REGISTER PER CHANNEL DAC ACTIVE CODE REGISTER PER CHANNEL DIGITAL INPUT THRESHOLD REGISTER ADC CONVERSION CONTROL REGISTER DIAGNOSTICS SELECT REGISTER DIGITAL OUTPUT LEVEL REGISTER ADC CONVERSION RESULTS REGISTER PER CHANNEL DIAGNOSTIC RESULTS REGISTERS PER DIAGNOSTIC CHANNEL ALERT STATUS REGISTER LIVE STATUS REGISTER ALERT MASK REGISTER READBACK SELECT REGISTER 80 SPS ADC CONVERSION CONTROL REGISTER THERMAL RESET ENABLE REGISTER COMMAND REGISTER SCRATCH OR SPARE REGISTER SILICON REVISION REGISTER OUTLINE DIMENSIONS ORDERING GUIDE