Datasheet HMC1121 (Analog Devices) - 3
| Fabricante | Analog Devices |
| Descripción | 4 W, GaAs, pHEMT, MMIC Power Amplifier, 5.5 GHz to 8.5 GHz |
| Páginas / Página | 15 / 3 — Data Sheet. HMC1121. SPECIFICATIONS ELECTRICAL SPECIFICATIONS. Table 1. … |
| Revisión | A |
| Formato / tamaño de archivo | PDF / 393 Kb |
| Idioma del documento | Inglés |
Data Sheet. HMC1121. SPECIFICATIONS ELECTRICAL SPECIFICATIONS. Table 1. Parameter. Symbol Min Typ. Max Unit
Línea de modelo para esta hoja de datos
Versión de texto del documento
Data Sheet HMC1121 SPECIFICATIONS ELECTRICAL SPECIFICATIONS
TA = 25°C, VDD = VDD1 = VDD2 = VDD3 = VDD4 = 7 V, IDD = 2200 mA, frequency range = 5.5 GHz to 7.5 GHz.
Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
FREQUENCY RANGE 5.5 7.5 GHz GAIN 24 27 dB Gain Variation over Temperature 0.01 dB/°C RETURN LOSS Input 17 dB Output 13 dB OUTPUT POWER For 1 dB Compression P1dB 35 36 dBm 36 dBm = 4 W Saturated PSAT 36.5 dBm At 30% PAE OUTPUT THIRD-ORDER INTERCEPT IP3 44 dBm Measurement taken at POUT/tone = 28 dBm SUPPLY Voltage VDD 5 7.5 V Total Current IDD 2200 mA Adjust the gate control voltage (VGG1 to VGG4) between −2 V to 0 V to achieve an IDD = 2200 mA typical TA = 25°C, VDD = VDD1 = VDD2 = VDD3 = VDD4 = 7 V, IDD = 2200 mA, frequency range = 7.5 GHz to 8.5 GHz.
Table 2. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
FREQUENCY RANGE 7.5 8.5 GHz GAIN 25 28 dB Gain Variation over Temperature 0.009 dB/°C RETURN LOSS Input 15 dB Output 13 dB OUTPUT POWER For 1 dB Compression P1dB 35 36 dBm 36 dBm = 4 W Saturated PSAT 36.5 dBm At 30% PAE OUTPUT THIRD-ORDER INTERCEPT IP3 43 dBm Measurement taken at POUT/tone = 28 dBm SUPPLY Voltage VDD 5 7.5 V Total Current IDD 2200 mA Adjust the gate control voltage (VGG1 to VGG4) between −2 V to 0 V to achieve an IDD = 2200 mA typical Rev. A | Page 3 of 15 Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications Electrical Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Interface Schematics Typical Performance Characteristics Theory of Operation Applications Information Recommended Bias Sequence During Power-Up During Power-Down Typical Application Circuit Evaluation Board Bill of Materials Evaluation Board Schematic Outline Dimensions Ordering Guide
TA = 25°C, VDD = VDD1 = VDD2 = VDD3 = VDD4 = 7 V, IDD = 2200 mA, frequency range = 5.5 GHz to 7.5 GHz.
Table 1. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
FREQUENCY RANGE 5.5 7.5 GHz GAIN 24 27 dB Gain Variation over Temperature 0.01 dB/°C RETURN LOSS Input 17 dB Output 13 dB OUTPUT POWER For 1 dB Compression P1dB 35 36 dBm 36 dBm = 4 W Saturated PSAT 36.5 dBm At 30% PAE OUTPUT THIRD-ORDER INTERCEPT IP3 44 dBm Measurement taken at POUT/tone = 28 dBm SUPPLY Voltage VDD 5 7.5 V Total Current IDD 2200 mA Adjust the gate control voltage (VGG1 to VGG4) between −2 V to 0 V to achieve an IDD = 2200 mA typical TA = 25°C, VDD = VDD1 = VDD2 = VDD3 = VDD4 = 7 V, IDD = 2200 mA, frequency range = 7.5 GHz to 8.5 GHz.
Table 2. Parameter Symbol Min Typ Max Unit Test Conditions/Comments
FREQUENCY RANGE 7.5 8.5 GHz GAIN 25 28 dB Gain Variation over Temperature 0.009 dB/°C RETURN LOSS Input 15 dB Output 13 dB OUTPUT POWER For 1 dB Compression P1dB 35 36 dBm 36 dBm = 4 W Saturated PSAT 36.5 dBm At 30% PAE OUTPUT THIRD-ORDER INTERCEPT IP3 43 dBm Measurement taken at POUT/tone = 28 dBm SUPPLY Voltage VDD 5 7.5 V Total Current IDD 2200 mA Adjust the gate control voltage (VGG1 to VGG4) between −2 V to 0 V to achieve an IDD = 2200 mA typical Rev. A | Page 3 of 15 Document Outline Features Applications Functional Block Diagram General Description Revision History Specifications Electrical Specifications Absolute Maximum Ratings ESD Caution Pin Configuration and Function Descriptions Interface Schematics Typical Performance Characteristics Theory of Operation Applications Information Recommended Bias Sequence During Power-Up During Power-Down Typical Application Circuit Evaluation Board Bill of Materials Evaluation Board Schematic Outline Dimensions Ordering Guide