Datasheet RA2L2 (Renesas) - 7

FabricanteRenesas
DescripciónUltra low power 48 MHz Arm® Cortex®-M23 core, up to 128-KB code flash memory, 16-KB SRAM, USB 2.0 Full-Speed module (USBFS), USB Type-C® interface (USBCC), 12-bit A/D Converter, Security and Safety features.
Páginas / Página108 / 7 — R 7 F A 2 L 2 0 9 4 C F M # A A 0. Figure 1.2. Part numbering scheme
Formato / tamaño de archivoPDF / 2.0 Mb
Idioma del documentoInglés

R 7 F A 2 L 2 0 9 4 C F M # A A 0. Figure 1.2. Part numbering scheme

R 7 F A 2 L 2 0 9 4 C F M # A A 0 Figure 1.2 Part numbering scheme

Línea de modelo para esta hoja de datos

Versión de texto del documento

RA2L2 Datasheet 1. Overview
R 7 F A 2 L 2 0 9 4 C F M # A A 0
Production identification code Terminal material (Pb-free) A: Sn (Tin) only C: Others Packing A: Tray U: Tray (Full tray) B: Tray (Full carton) H: Tape and reel Package type FM: LQFP 64 pins FL: LQFP 48 pins NE: HWQFN 48 pins FJ: LQFP 32 pins NH: HWQFN 32 pins Quality Grade C: Industrial applications Operating temperature 3: -40°C to 105°C 4: -40°C to 125°C Code flash memory size 9: 128 KB 7: 64 KB Feature set Group name Series name RA family Flash memory Renesas microcontroller Note: Check the order screen for each product on the Renesas website for valid symbols after the #.
Figure 1.2 Part numbering scheme
R01DS0445EJ0110 Rev.1.10 Page 7 of 108 Mar 12, 2025 Document Outline Features 1. Overview 1.1 Function Outline 1.2 Block Diagram 1.3 Part Numbering 1.4 Function Comparison 1.5 Pin Functions 1.6 Pin Assignments 1.7 Pin Lists 2. Electrical Characteristics 2.1 Absolute Maximum Ratings 2.2 DC Characteristics 2.2.1 Tj/Ta Definition 2.2.2 I/O VIH, VIL 2.2.3 I/O IOH, IOL 2.2.4 I/O VOH, VOL, and Other Characteristics 2.2.5 Operating and Standby Current 2.2.6 VCC Rise and Fall Gradient and Ripple Frequency 2.2.7 Thermal Characteristics 2.3 AC Characteristics 2.3.1 Frequency 2.3.2 Clock Timing 2.3.3 Reset Timing 2.3.4 Wakeup Time 2.3.5 NMI and IRQ Noise Filter 2.3.6 I/O Ports, POEG, GPT, AGTW, KINT, and ADC12 Trigger Timing 2.3.7 CAC Timing 2.3.8 SCI Timing 2.3.9 SPI Timing 2.3.10 I3C Timing 2.3.11 SSIE Timing 2.3.12 UARTA Timing 2.3.13 CLKOUT Timing 2.4 USB Characteristics 2.4.1 USBFS Timing 2.4.2 USBCC Characteristics 2.5 ADC12 Characteristics 2.6 TSN Characteristics 2.7 OSC Stop Detect Characteristics 2.8 POR and LVD Characteristics 2.9 Flash Memory Characteristics 2.9.1 Code Flash Memory Characteristics 2.9.2 Data Flash Memory Characteristics 2.10 Serial Wire Debug (SWD) Appendix 1. Port States in each Processing Mode Appendix 2. Package Dimensions Appendix 3. I/O Registers 3.1 Peripheral Base Addresses 3.2 Access Cycles Revision History General Precautions Notice